{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T05:09:24Z","timestamp":1771045764740,"version":"3.50.1"},"publisher-location":"New York, New York, USA","reference-count":21,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1145\/1275620.1275629","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"5-es","source":"Crossref","is-referenced-by-count":4,"title":["Web memory hierarchy learning and research environment"],"prefix":"10.1145","author":[{"given":"Jos\u00e9 Leandro D.","family":"Mendes","sequence":"first","affiliation":[{"name":"Pontifical Catholic University of Minas Gerais, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luiza M. N.","family":"Coutinho","sequence":"additional","affiliation":[{"name":"Pontifical Catholic University of Minas Gerais, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos A. P. S.","family":"Martins","sequence":"additional","affiliation":[{"name":"Pontifical Catholic University of Minas Gerais, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","reference":[{"key":"key-10.1145\/1275620.1275629-1","doi-asserted-by":"crossref","unstructured":"Coutinho, L. M. N.; Mendes, J. L. D.; Martins, C. A. P. S. \"MSCSim -- Multilevel and Split Cache Simulator\", VI Workshop em Sistemas Computacionais de Alto Desempenho (WSCAD), pp. 193--196, 2005 (in portuguese).","DOI":"10.1109\/FIE.2006.322536"},{"key":"key-10.1145\/1275620.1275629-2","doi-asserted-by":"crossref","unstructured":"J. L. D. Mendes, L. M. N. Coutinho, C. A. P. S. Martins, Web-MHE -- Web Memory Hierarchy Learning and Research Environment, 2006, home page http:\/\/webmhe.mscsim.com\/.","DOI":"10.1145\/1275620.1275629"},{"key":"key-10.1145\/1275620.1275629-3","unstructured":"MSCSim Home Page, http:\/\/www.mscsim.com."},{"key":"key-10.1145\/1275620.1275629-4","doi-asserted-by":"crossref","unstructured":"Djordjevic, J.; Nikolic, B.; Mitrovic, M. \"A Memory System for Education\", The Computer Journal, Vol. 48, No. 6, pp. 630--641, 2005.","DOI":"10.1093\/comjnl\/bxh133"},{"key":"key-10.1145\/1275620.1275629-5","unstructured":"Yurcik, W.; Wolffe, G. S.; Holliday, M. A; \"A Survey of Simulators Used in Computer Organization\/Architecture Courses\", Summer Computer Simulation Conference (SCSC), Society for Computer Simulation (SCS), 2001."},{"key":"key-10.1145\/1275620.1275629-6","doi-asserted-by":"crossref","unstructured":"Djordjevic J., Milenkovic A. and Prodanovic S., \"A Hierarchical Memory System Environment\", Workshop On Computer Architecture Education (WCAE), 25th Int Symposium On Computer Architecture, Barcelona, Spain, 1998.","DOI":"10.1145\/1275182.1275205"},{"key":"key-10.1145\/1275620.1275629-7","doi-asserted-by":"crossref","unstructured":"Grünbacher H., \"Teaching Computer Architecture\/Organisation using simulators\", 28th Frontiers in Education Conference (FIE), pp. 1107--1112, 1998.","DOI":"10.1109\/FIE.1998.738576"},{"key":"key-10.1145\/1275620.1275629-8","doi-asserted-by":"crossref","unstructured":"Djordjevic, J.; Milenkovic, A.; Grbanovic. N.; \"An Integrated Environment for Teaching Computer Architecture\" IEEE Micro, Vol. 20, No. 3, pp. 66--74, 2000.","DOI":"10.1109\/40.846311"},{"key":"key-10.1145\/1275620.1275629-9","doi-asserted-by":"crossref","unstructured":"Yurcik, W.; Wolffe, G. S.; Holliday, Mark A.; Osborne, Hugh. \"Teaching Computer Organization\/Architecture With Limited\", ACM SIGCSE Bulletin, Vol. 34, No. 1, pp. 176--180, 2002.","DOI":"10.1145\/563517.563408"},{"key":"key-10.1145\/1275620.1275629-10","unstructured":"Hill, M. D., Dinero IV, Home Page, http:\/\/www.cs.wisc.edu\/~markhill\/DineroIV\/."},{"key":"key-10.1145\/1275620.1275629-11","unstructured":"Cache Simulator Versão 1.9, 2003, Home Page, http:\/\/www.ece.gatech.edu\/research\/labs\/reveng\/cachesim\/index.html."},{"key":"key-10.1145\/1275620.1275629-12","unstructured":"Tran, N.; Menasce, D. A.; VirtualMemory, Home Page http:\/\/cs.gmu.edu\/cne\/workbenches\/vmsim\/vm.html."},{"key":"key-10.1145\/1275620.1275629-13","unstructured":"Shivakumar, P.; Jouppi, N. J.; Cacti 3.0, \"An Integrated Cache Timing, Power, and Area Model\". Technical Report, Compaq Computer Corporation, 2001."},{"key":"key-10.1145\/1275620.1275629-14","unstructured":"Schintke, F.; Simon, J.; Reinefeld, A.; LDA-Simulator, 2001, Home Page http:\/\/www.zib.de\/schintke\/ldasim\/index.en.html."},{"key":"key-10.1145\/1275620.1275629-15","unstructured":"Prima Cache Simulator, Home Page www.dsi.unimo.it\/staff\/st36\/imagelab\/prima.html."},{"key":"key-10.1145\/1275620.1275629-16","doi-asserted-by":"crossref","unstructured":"R. N. Ibbett, HASE DLX Simulation Model. IEEE Micro, Vol. 20, No. 3, pp. 38--47, 2000.","DOI":"10.1109\/40.846310"},{"key":"key-10.1145\/1275620.1275629-17","unstructured":"Hennessy, J. L.; Patterson, D. A. \"Computer Organization and Design: The Hardware\/Software Interface\", third edition, Morgan Kaufman, 2004."},{"key":"key-10.1145\/1275620.1275629-18","unstructured":"Hennessy, J. L.; Patterson, D. A. \"Computer Architecture: A Quantitative Approach\", third edition, Morgan Kaufman, 2002."},{"key":"key-10.1145\/1275620.1275629-19","doi-asserted-by":"crossref","unstructured":"Smith, A. J.; \"Cache memories\", ACM Computing Surveys, Vol. 14, No. 3, pp. 473--530, 1982.","DOI":"10.1145\/356887.356892"},{"key":"key-10.1145\/1275620.1275629-20","doi-asserted-by":"crossref","unstructured":"Denning, P. J.; \"Virtual Memory\", ACM Computing Surveys, Vol 2, No. 3, 1970.","DOI":"10.1145\/356571.356573"},{"key":"key-10.1145\/1275620.1275629-21","doi-asserted-by":"crossref","unstructured":"Denning, P. J.; \"Virtual Memory\", ACM Computing Surveys, Vol 28, No. 1, 1996.","DOI":"10.1145\/234313.234403"}],"event":{"name":"the 2006 workshop","theme":"held in conjunction with the 33rd International Symposium on Computer Architecture","location":"Boston, Massachusetts","acronym":"WCAE '06","number":"WCAE 2006","start":{"date-parts":[[2006,6,17]]}},"container-title":["Proceedings of the 2006 workshop on Computer architecture education held in conjunction with the 33rd International Symposium on Computer Architecture - WCAE '06"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275620.1275629","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275629&ftid=435931&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:31Z","timestamp":1750276831000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275620.1275629"}},"subtitle":[],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2006]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1145\/1275620.1275629","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}