{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:04Z","timestamp":1750308664746,"version":"3.41.0"},"publisher-location":"New York, New York, USA","reference-count":8,"publisher":"ACM Press","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1145\/1275620.1275632","type":"proceedings-article","created":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T12:48:51Z","timestamp":1458910131000},"page":"7-es","source":"Crossref","is-referenced-by-count":1,"title":["Students' experimental processor"],"prefix":"10.1145","author":[{"given":"L. S. K.","family":"Udugama","sequence":"first","affiliation":[{"name":"The Open University of Sri Lanka"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janath C","family":"Geeganage","sequence":"additional","affiliation":[{"name":"The Open University of Sri Lanka"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","reference":[{"key":"key-10.1145\/1275620.1275632-1","doi-asserted-by":"crossref","unstructured":"Ola Agren, \"Virtual machines as an aid in teaching computer concepts\",Computer Architecture Newsletter, IEEE Computer Society, September 2000, pp. 72--76.","DOI":"10.1145\/1275240.1275259"},{"key":"key-10.1145\/1275620.1275632-2","doi-asserted-by":"crossref","unstructured":"Jose R. Arias and Daniel F. Garcia, \"Introducing computer architecture education in the first course of computer science career\",Computer Architecture Newsletter, IEEE Computer Society, February 1999, pp. 37--39.","DOI":"10.1145\/1275182.1275201"},{"key":"key-10.1145\/1275620.1275632-3","doi-asserted-by":"crossref","unstructured":"Milos Becvar, Alois Pluhacek and Jiri Danecek, \"DOP -- A CPU core for teaching basics of computer architecture,\" InProceedings of the Workshop on Computer Architecture Education, 2003, pp 14--21.","DOI":"10.1145\/1275521.1275527"},{"key":"key-10.1145\/1275620.1275632-4","doi-asserted-by":"crossref","unstructured":"Jan Gray, \"Hands-on Computer Architecture Teaching Processor and Integrated Systems Design with FPGAs\",Computer Architecture Newsletter, IEEE Computer Society, September 2000, pp. 90--97.","DOI":"10.1145\/1275240.1275262"},{"key":"key-10.1145\/1275620.1275632-5","doi-asserted-by":"crossref","unstructured":"Enric Pastor, Fermin Sanchez, and Anna M. del Corral, \"A Rudimentary Machine. Experiences in the Design of a Pedagogic Computer\",Computer Architecture Newsletter, IEEE Computer Society, February 1999, pp. 51--53.","DOI":"10.1145\/1275182.1275189"},{"key":"key-10.1145\/1275620.1275632-6","unstructured":"David A. Patterson and John L. Hennessy,Computer Organization & Design: The Hardware\/ Software Interface, 2<sup>nd<\/sup> edition, Morgan Kaufmann Publishers, San Francisco, 1998."},{"key":"key-10.1145\/1275620.1275632-7","doi-asserted-by":"crossref","unstructured":"Timothy D. Stanley and Mu Wang, \"An emulated computer with assembler for teaching undergraduate computer architecture\", InProceedings of the Workshop on Computer Architecture Education, 2005, pp. 38--45.","DOI":"10.1145\/1275604.1275615"},{"key":"key-10.1145\/1275620.1275632-8","doi-asserted-by":"crossref","unstructured":"Yutaka Sugawara and Kei Hiraki, \"A computer architecture education curriculum through the design and implementation of original processors using FPGAs\" InProceedings of the Workshop on Computer Architecture Education, 2004, pp. 3--7.","DOI":"10.1145\/1275571.1275576"}],"event":{"name":"the 2006 workshop","start":{"date-parts":[[2006,6,17]]},"number":"WCAE 2006","theme":"held in conjunction with the 33rd International Symposium on Computer Architecture","location":"Boston, Massachusetts","acronym":"WCAE '06"},"container-title":["Proceedings of the 2006 workshop on Computer architecture education held in conjunction with the 33rd International Symposium on Computer Architecture - WCAE '06"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275620.1275632","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=1275632&ftid=435933&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:00:31Z","timestamp":1750276831000},"score":1,"resource":{"primary":{"URL":"http:\/\/dl.acm.org\/citation.cfm?doid=1275620.1275632"}},"subtitle":["a processor integrated with different types of architectures for educational purposes"],"proceedings-subject":"Computer architecture education","short-title":[],"issued":{"date-parts":[[2006]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1145\/1275620.1275632","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}