{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:10:09Z","timestamp":1763467809549,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2007,9,1]],"date-time":"2007-09-01T00:00:00Z","timestamp":1188604800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2007,9]]},"abstract":"<jats:p>Researchers have proposed the use of adaptation to reduce the energy consumption of different hardware components, such as the processor, memory, disk, and display for general-purpose applications. Previous algorithms to control these adaptations, however, have focused on a single component. This work takes the first step toward developing algorithms that can jointly control adaptations in multiple interacting components for general-purpose applications, with the goal of minimizing the total energy consumed within a specified performance loss. Specifically, we develop a joint-adaptation algorithm for processor and memory adaptations. We identify two properties that enable per-component algorithms to be easily used in a cross-component context---the algorithms' performance impact must be guaranteed and composable. We then modify a current processor and a memory algorithm to obey these properties. This allows the cross-component problem to be reduced to determine an appropriate (energy-optimal) allocation of the target performance loss (slack) between the two components. We develop such an optimal slack allocation algorithm that exploits the above properties. The result is an efficient cross-component adaptation framework that minimizes the total energy of the processor and memory without exceeding the target performance loss, while substantially leveraging current per-component algorithms. Our experiments show that joint processor and memory adaptation provides significantly more energy savings than adapting either component alone; intelligent slack distribution is specifically effective for highly compute- or memory-intensive applications; and the performance slowdown never exceeds the specification.<\/jats:p>","DOI":"10.1145\/1275937.1275938","type":"journal-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T13:44:55Z","timestamp":1189777495000},"page":"14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Cross-component energy management"],"prefix":"10.1145","volume":"4","author":[{"given":"Xiaodong","family":"Li","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, Illinois"}]},{"given":"Ritu","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, Illinois"}]},{"given":"Sarita V.","family":"Adve","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, Illinois"}]},{"given":"Yuanyuan","family":"Zhou","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, Illinois"}]}],"member":"320","published-online":{"date-parts":[[2007,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379265"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"volume-title":"Proc. of the 5th Intl. Symp. on High Performance Comp. Architecture.","author":"Brooks D.","key":"e_1_2_1_4_1","unstructured":"Brooks , D. and Martonosi , M . 1999. Dynamically exploiting narrow width operands to improve processor power and performance . In Proc. of the 5th Intl. Symp. on High Performance Comp. Architecture. Brooks, D. and Martonosi, M. 1999. Dynamically exploiting narrow width operands to improve processor power and performance. In Proc. of the 5th Intl. Symp. on High Performance Comp. Architecture."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"volume-title":"Proc. of the Workshop on Power-Aware Computer Systems.","author":"Buyuktosunoglu A.","key":"e_1_2_1_6_1","unstructured":"Buyuktosunoglu , A. et al. 2000. An adaptive issue queue for reduced power at high performance . In Proc. of the Workshop on Power-Aware Computer Systems. Buyuktosunoglu, A. et al. 2000. An adaptive issue queue for reduced power at high performance. In Proc. of the Workshop on Power-Aware Computer Systems."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782829"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013327"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354900"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966492"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513973"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514095"},{"volume-title":"Proc. of the 29th Annual Intl. Symp. on Comp. Architecture.","author":"Dhodhapkar A.","key":"e_1_2_1_13_1","unstructured":"Dhodhapkar , A. and Smith , J. E . 2002. Managing multi-configuration hardware via dynamic working set analysis . In Proc. of the 29th Annual Intl. Symp. on Comp. Architecture. Dhodhapkar, A. and Smith, J. E. 2002. Managing multi-configuration hardware via dynamic working set analysis. In Proc. of the 29th Annual Intl. Symp. on Comp. Architecture."},{"volume-title":"International Conference on Parallel Architectures and Compilation Techniques.","author":"Dropsho S.","key":"e_1_2_1_14_1","unstructured":"Dropsho , S. et al. 2002. Integrating adaptive on-chip storage structures for reduced dynamic power . In International Conference on Parallel Architectures and Compilation Techniques. Dropsho, S. et al. 2002. Integrating adaptive on-chip storage structures for reduced dynamic power. In International Conference on Parallel Architectures and Compilation Techniques."},{"volume-title":"Proc. of the Workshop on Power-Aware Computer Systems.","author":"Fan X.","key":"e_1_2_1_15_1","unstructured":"Fan , X. et al. 2003. Synergy between power-aware memory systems and processor voltage scaling . In Proc. of the Workshop on Power-Aware Computer Systems. Fan, X. et al. 2003. Synergy between power-aware memory systems and processor voltage scaling. In Proc. of the Workshop on Power-Aware Computer Systems."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088188"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319155"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379266"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/215530.215546"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859638"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360149"},{"volume-title":"USENIX Conference.","author":"Huang H.","key":"e_1_2_1_22_1","unstructured":"Huang , H. , Pillai , P. , and Shin , K . 2003a. Design and implementation of power-aware virtual memory . In USENIX Conference. Huang, H., Pillai, P., and Shin, K. 2003a. Design and implementation of power-aware virtual memory. In USENIX Conference."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859637"},{"volume-title":"Proc. of the 31th Annual Intl. Symp. on Comp. Architecture.","author":"Hughes C. J.","key":"e_1_2_1_24_1","unstructured":"Hughes , C. J. and Adve , S. V . 2004. A formal approach to frequent energy adaptations for multimedia applications . In Proc. of the 31th Annual Intl. Symp. on Comp. Architecture. Hughes, C. J. and Adve, S. V. 2004. A formal approach to frequent energy adaptations for multimedia applications. In Proc. of the 31th Annual Intl. Symp. on Comp. Architecture."},{"volume-title":"Proc. of the 34th Annual Intl. Symp. on Microarchitecture.","author":"Hughes C. J.","key":"e_1_2_1_25_1","unstructured":"Hughes , C. J. et al. 2001. Saving energy with architectural and frequency adaptations for multimedia applications . In Proc. of the 34th Annual Intl. Symp. on Microarchitecture. Hughes, C. J. et al. 2001. Saving energy with architectural and frequency adaptations for multimedia applications. In Proc. of the 34th Annual Intl. Symp. on Microarchitecture."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"volume-title":"Proc. of the 12th Intl. Symp. on High Performance Comp. Architecture.","author":"Isci C.","key":"e_1_2_1_27_1","unstructured":"Isci , C. and Martonosi , M . 2006. Phase characterization for power: Evaluating control-flow-based and event-counter-based techniques . In Proc. of the 12th Intl. Symp. on High Performance Comp. Architecture. Isci, C. and Martonosi, M. 2006. Phase characterization for power: Evaluating control-flow-based and event-counter-based techniques. In Proc. of the 12th Intl. Symp. on High Performance Comp. Architecture."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/288235.288276"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024425"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581654"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279377"},{"volume-title":"Proc. of the Workshop on Power-Aware Computer Systems.","author":"Maro R.","key":"e_1_2_1_34_1","unstructured":"Maro , R. et al. 2000. Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors . In Proc. of the Workshop on Power-Aware Computer Systems. Maro, R. et al. 2000. Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors. In Proc. of the Workshop on Power-Aware Computer Systems."},{"volume-title":"Proc. of the 34th Annual Intl. Symp. on Microarchitecture.","author":"Ponomarev D.","key":"e_1_2_1_35_1","unstructured":"Ponomarev , D. et al. 2001. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources . In Proc. of the 34th Annual Intl. Symp. on Microarchitecture. Ponomarev, D. et al. 2001. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources. In Proc. of the 34th Annual Intl. Symp. on Microarchitecture."},{"key":"e_1_2_1_36_1","unstructured":"Rambus. 1999. Rdram. http:\/\/www.rambus.com.  Rambus. 1999. Rdram. http:\/\/www.rambus.com."},{"volume-title":"Proc. Intl. Conf. Image Processing (ICIP).","author":"Sachs D.","key":"e_1_2_1_37_1","unstructured":"Sachs , D. , Adve , S. , and Jones , D . 2003. Cross-layer adaptive video coding to reduce energy on general-purpose processors . In Proc. Intl. Conf. Image Processing (ICIP). Sachs, D., Adve, S., and Jones, D. 2003. Cross-layer adaptive video coding to reduce energy on general-purpose processors. In Proc. Intl. Conf. Image Processing (ICIP)."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605413"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859657"},{"key":"e_1_2_1_41_1","volume-title":"et al","author":"Vardhan V.","year":"2005","unstructured":"Vardhan , V. et al . 2005 . Integrating fine-grained application adaptation with global adaptation for saving energy. In Proceedings of the 2nd International Workshop on Power-Aware Real-Time Computing (PARC). Extended version submitted to the International Journal of Embedded Systems, special issue on \u201cLow Power Real-Time Embedded Computing\u201d . Vardhan, V. et al. 2005. Integrating fine-grained application adaptation with global adaptation for saving energy. In Proceedings of the 2nd International Workshop on Power-Aware Real-Time Computing (PARC). Extended version submitted to the International Journal of Embedded Systems, special issue on \u201cLow Power Real-Time Embedded Computing\u201d."},{"key":"e_1_2_1_42_1","volume-title":"et al","author":"Yuan W.","year":"2003","unstructured":"Yuan , W. et al . 2003 . Design and evaluation of a cross-layer adaptation framework for mobile multimedia systems. In Proc. SPIE Conf . on Multimedia Computing and Networking (MMCN). Yuan, W. et al. 2003. Design and evaluation of a cross-layer adaptation framework for mobile multimedia systems. In Proc. SPIE Conf. on Multimedia Computing and Networking (MMCN)."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275937.1275938","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1275937.1275938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:58:00Z","timestamp":1750258680000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275937.1275938"}},"subtitle":["Joint adaptation of processor and memory"],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":42,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2007,9]]}},"alternative-id":["10.1145\/1275937.1275938"],"URL":"https:\/\/doi.org\/10.1145\/1275937.1275938","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2007,9]]},"assertion":[{"value":"2007-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}