{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:39:18Z","timestamp":1750307958545,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2007,9,1]],"date-time":"2007-09-01T00:00:00Z","timestamp":1188604800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2007,9]]},"abstract":"<jats:p>The focus of this paper is on the minimization of the variation in power consumed by a VLIW processor during the execution of a target program through instruction scheduling. The problem is formulated as a mixed-integer program (MIP) and a problem-specific branch-and-bound algorithm has been developed to solve it more efficiently than generic MIP solvers. Simulation results based on the TMS320C6711 VLIW digital signal processor using benchmarks from Mediabench and Trimaran showed that over 40% average reduction in power variation can be achieved without sacrificing execution speed of these benchmarks. Computational requirements and convergence rates of our algorithm are also analyzed.<\/jats:p>","DOI":"10.1145\/1275937.1275942","type":"journal-article","created":{"date-parts":[[2007,9,14]],"date-time":"2007-09-14T13:44:55Z","timestamp":1189777495000},"page":"18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["VLIW instruction scheduling for minimal power variation"],"prefix":"10.1145","volume":"4","author":[{"given":"Shu","family":"Xiao","sequence":"first","affiliation":[{"name":"Singapore Polytechnic, Singapore"}]},{"given":"Edmund M.-K.","family":"Lai","sequence":"additional","affiliation":[{"name":"Massey University, Wellington, New Zealand"}]}],"member":"320","published-online":{"date-parts":[[2007,9]]},"reference":[{"unstructured":"Allen R. and Kennedy K. 2002. Optimizing Compiler for Modern Architectures: A Dependence-Based Approach. Kaufmann San Francisco CA.   Allen R. and Kennedy K. 2002. Optimizing Compiler for Modern Architectures: A Dependence-Based Approach. Kaufmann San Francisco CA.","key":"e_1_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1023\/A:1019722105713"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1145\/513918.514137"},{"volume-title":"Proc. Int. Symp. on High-Performance Computer Architecture. 171--182","author":"Brooks D.","key":"e_1_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1007\/11532378_4"},{"doi-asserted-by":"crossref","unstructured":"Chandrakasan A. P. Browhill W. J. and Fox F. 2000. Design of High-Performance Microprocessor Circuits. Wiley-IEEE Press New York.   Chandrakasan A. P. Browhill W. J. and Fox F. 2000. Design of High-Performance Microprocessor Circuits. Wiley-IEEE Press New York.","key":"e_1_2_1_6_1","DOI":"10.1109\/9780470544365"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1016\/S0898-1221(97)00184-3"},{"volume-title":"VLSI Test Symposium, IEEE. 110--116","author":"Chang Y. S.","key":"e_1_2_1_8_1"},{"volume-title":"Proc. of Workshop on Power-Aware Computer Systems. 112--125","author":"Dhodapkar A.","key":"e_1_2_1_9_1"},{"volume-title":"Proc. Int. Symp. on Low Power Electronics and Design.","author":"El-Essawy W.","key":"e_1_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1109\/5.964443"},{"volume-title":"Proc. Int. Symp. on High-Performance Computer Architecture. 7--16","author":"Grochowski E.","key":"e_1_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/1013235.1013315"},{"volume-title":"Proc. Int. Symp. on Microarchitecture. 93--104","author":"Isci C.","key":"e_1_2_1_14_1"},{"volume-title":"Proc. Int. Symp. on High-Performance Computer Architecture. 79--90","author":"Joseph R.","key":"e_1_2_1_15_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1109\/MM.2003.1240211"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/5.964445"},{"volume-title":"Proc. Int. Symp. on Microarchitecture. 330--335","author":"Lee C.","key":"e_1_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1109\/92.555991"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1145\/500001.500032"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1145\/313817.313938"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.5555\/580736.835273"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1109\/TVLSI.2002.801566"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1145\/859618.859628"},{"volume-title":"Proc. Int. Symp. on Computer Arch. 288--299","author":"Powell M. D.","key":"e_1_2_1_25_1"},{"volume-title":"Proc. Int. Conf. on Computer Design: VLSI in Computers & Processors. 328--333","author":"Russell J. T.","key":"e_1_2_1_26_1"},{"volume-title":"Proc. IEEE\/ACM Int. Conf. on Computer-Aided Design. 498--503","author":"Sami M.","key":"e_1_2_1_27_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_1","DOI":"10.1109\/TCAD.2002.801105"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.1109\/6040.784476"},{"volume-title":"TMS320C6000 CPU and instruction set reference guide. Reference Guide SPRS088E","author":"Texas Instruments 0.","key":"e_1_2_1_30_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_31_1","DOI":"10.1109\/92.335012"},{"doi-asserted-by":"publisher","key":"e_1_2_1_32_1","DOI":"10.1145\/349299.349318"},{"volume-title":"Proc. Workshop on Compilers and Tools for Constrained Embedded Syst. Washington DC.","author":"Xiao S.","key":"e_1_2_1_33_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_34_1","DOI":"10.1145\/581630.581663"},{"doi-asserted-by":"publisher","key":"e_1_2_1_35_1","DOI":"10.1145\/383082.383091"},{"unstructured":"Zaccaria V. Sami M. Sciuto D. and Silvano C. 2003. Power estimation and optimization methodologies for VLIW-based embedded systems. Kluwer Boston MA.   Zaccaria V. Sami M. Sciuto D. and Silvano C. 2003. Power estimation and optimization methodologies for VLIW-based embedded systems. Kluwer Boston MA.","key":"e_1_2_1_36_1"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275937.1275942","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1275937.1275942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:58:00Z","timestamp":1750258680000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1275937.1275942"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":36,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2007,9]]}},"alternative-id":["10.1145\/1275937.1275942"],"URL":"https:\/\/doi.org\/10.1145\/1275937.1275942","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2007,9]]},"assertion":[{"value":"2007-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}