{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:17Z","timestamp":1750307897582,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2007,9,1]],"date-time":"2007-09-01T00:00:00Z","timestamp":1188604800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2007,9]]},"abstract":"<jats:p>Network processors incorporate several architectural features, including symmetric multiprocessing (SMP), block multithreading, and multiple memory elements, to support the high-performance requirements of current day applications. This article presents automated system-level design techniques for application development on such architectures. We propose integer linear programming formulations and heuristic techniques for process allocation and data mapping on SMP and block-multithreading-based network processors. The techniques incorporate process transformations and multithreading-aware data mapping to maximize the throughput of the application. The article presents experimental results that evaluate the techniques by implementing network processing applications on the Intel IXP 2400 architecture.<\/jats:p>","DOI":"10.1145\/1278349.1278361","type":"journal-article","created":{"date-parts":[[2007,10,14]],"date-time":"2007-10-14T12:41:11Z","timestamp":1192365671000},"page":"48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["ILP and heuristic techniques for system-level design on network processor architectures"],"prefix":"10.1145","volume":"12","author":[{"given":"Chris","family":"Ostler","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karam S.","family":"Chatha","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Ramamurthi","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnan","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"Sonics, Mountain View, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,9]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"3GPP Organizational Partners. 2002. 3GPP confidentiality and integrity algorithms F8 and F9. http:\/\/www.3gpp.org\/TB\/Other\/algorithms.htm.  3GPP Organizational Partners. 2002. 3GPP confidentiality and integrity algorithms F8 and F9. http:\/\/www.3gpp.org\/TB\/Other\/algorithms.htm."},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Ausiello G. Protasi M. Marchetti-Spaccamela A. Gambosi G. Crescenzi P. and Kann V. 1999. Complexity and Approximation: Combinatorial Optimization Problems and Their Approximability Properties. Springer.   Ausiello G. Protasi M. Marchetti-Spaccamela A. Gambosi G. Crescenzi P. and Kann V. 1999. Complexity and Approximation: Combinatorial Optimization Problems and Their Approximability Properties. Springer.","DOI":"10.1007\/978-3-642-58412-1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/252471.252508"},{"key":"e_1_2_1_4_1","unstructured":"Blake S. 1998. An Architecture for differentiated services. Request for Comments - 2475 Internet Engineering Task Force (IETF).   Blake S. 1998. An Architecture for differentiated services. Request for Comments - 2475 Internet Engineering Task Force (IETF)."},{"volume-title":"Proceedings of the IEEE Conference on Open Architectures and Network Programming. 91--103","author":"Campbell A.","key":"e_1_2_1_5_1","unstructured":"Campbell , A. , Chou , S. , Kounavis , M. , Stachtos , V. , and Vicente , J . 2002. Netbind: A binding tool for constructing data paths in network processor-based routers . In Proceedings of the IEEE Conference on Open Architectures and Network Programming. 91--103 Campbell, A., Chou, S., Kounavis, M., Stachtos, V., and Vicente, J. 2002. Netbind: A binding tool for constructing data paths in network processor-based routers. In Proceedings of the IEEE Conference on Open Architectures and Network Programming. 91--103"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065038"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Haas R. Jeffries C. Kencl L. Kind A. Metzler B. Pletka R. Waldvogel M. Frel\u00e9choux L. and Droz P. 2002. Creating advanced functions on network processors: Experience and perspectives. Res. Rep. RZ--3460 IBM. November.  Haas R. Jeffries C. Kencl L. Kind A. Metzler B. Pletka R. Waldvogel M. Frel\u00e9choux L. and Droz P. 2002. Creating advanced functions on network processors: Experience and perspectives. Res. Rep. RZ--3460 IBM. November.","DOI":"10.1109\/MNET.2003.1220696"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.75629"},{"key":"e_1_2_1_10_1","unstructured":"Intel. 2007. INTEL IXA SDK.  Intel. 2007. INTEL IXA SDK."},{"key":"e_1_2_1_11_1","volume-title":"Programming: The Complete Microengine Coding Guide","author":"Johnson E.J.","year":"2003","unstructured":"Johnson , E.J. and Kunze , A.R . 2003 . IXP 2400\/2800 Programming: The Complete Microengine Coding Guide . Intel Press, Hillsboro , OR. Johnson, E.J. and Kunze, A.R. 2003. IXP2400\/2800 Programming: The Complete Microengine Coding Guide. Intel Press, Hillsboro, OR."},{"volume-title":"Proceedings of Active Networks 4th International Conference. 20--31","author":"Keller R.","key":"e_1_2_1_12_1","unstructured":"Keller , R. , Ruf , L. , Guindehi , A. , and Plattner , B . 2002. Promethos: A dynamically extensible router architecture for active networks . In Proceedings of Active Networks 4th International Conference. 20--31 . Keller, R., Ruf, L., Guindehi, A., and Plattner, B. 2002. Promethos: A dynamically extensible router architecture for active networks. In Proceedings of Active Networks 4th International Conference. 20--31."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951735"},{"volume-title":"Proceedings of the IEEE International Conference on Networks.","author":"Lee K.","key":"e_1_2_1_14_1","unstructured":"Lee , K. , Coulson , G. , Blair , G. , Joolia , A. , and Ueyama , J . 2004. Towards a generic programming model for network processors . In Proceedings of the IEEE International Conference on Networks. Lee, K., Coulson, G., Blair, G., Joolia, A., and Ueyama, J. 2004. Towards a generic programming model for network processors. In Proceedings of the IEEE International Conference on Networks."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319166"},{"volume-title":"IEEE\/ACM In the Conference on Design, Automation, and Test in Europe.","author":"Ostler C.","key":"e_1_2_1_16_1","unstructured":"Ostler , C. and Chatha , K.S . 2007. An ilp formulation for system-level application mapping on network processor architectures . IEEE\/ACM In the Conference on Design, Automation, and Test in Europe. Ostler, C. and Chatha, K.S. 2007. An ilp formulation for system-level application mapping on network processor architectures. IEEE\/ACM In the Conference on Design, Automation, and Test in Europe."},{"volume-title":"Proceedings of the Workshop on Embedded Parallel Architectures (WEPA), 14--20","author":"Plishker W.","key":"e_1_2_1_17_1","unstructured":"Plishker , W. , Ravindran , K. , Shah , N. , and Keutzer , K . 2004. Automated task allocation on single chip, hardware multithreaded, multiprocessor systems . In Proceedings of the Workshop on Embedded Parallel Architectures (WEPA), 14--20 . Plishker, W., Ravindran, K., Shah, N., and Keutzer, K. 2004. Automated task allocation on single chip, hardware multithreaded, multiprocessor systems. In Proceedings of the Workshop on Embedded Parallel Architectures (WEPA), 14--20."},{"volume-title":"Proceedings of the Euromicro Symposium on Digital System Design, 426--429","author":"Ramakrishna S.","key":"e_1_2_1_18_1","unstructured":"Ramakrishna , S. and Jamadagni , H . 2003. Analytical bounds on the threads in IXP1200 network processor . In Proceedings of the Euromicro Symposium on Digital System Design, 426--429 . Ramakrishna, S. and Jamadagni, H. 2003. Analytical bounds on the threads in IXP1200 network processor. In Proceedings of the Euromicro Symposium on Digital System Design, 426--429."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.71"},{"key":"e_1_2_1_20_1","first-page":"277","article-title":"Application analysis and resource mapping for heterogeneous network processor architectures. In Network Processor Design: Issues and Practices, Vol. 3. M.A. Franklin et al. eds","volume":"13","author":"Ramaswamy R.","year":"2005","unstructured":"Ramaswamy , R. , Weng , N. , and Wolf , T. 2005 . Application analysis and resource mapping for heterogeneous network processor architectures. In Network Processor Design: Issues and Practices, Vol. 3. M.A. Franklin et al. eds . Morgan Kaufmann Chapter 13 , 277 -- 306 . Ramaswamy, R., Weng, N., and Wolf, T. 2005. Application analysis and resource mapping for heterogeneous network processor architectures. In Network Processor Design: Issues and Practices, Vol. 3. M.A. Franklin et al. eds. Morgan Kaufmann Chapter 13, 277--306.","journal-title":"Morgan Kaufmann Chapter"},{"volume-title":"Proceedings of the IEEE 6th Annual Workshop on Workload Characterization.","author":"Ramaswamy R.","key":"e_1_2_1_21_1","unstructured":"Ramaswamy , R. and Wolf , T . 2003. Packetbench: A tool for workload characterization of network processing . In Proceedings of the IEEE 6th Annual Workshop on Workload Characterization. Ramaswamy, R. and Wolf, T. 2003. Packetbench: A tool for workload characterization of network processing. In Proceedings of the IEEE 6th Annual Workshop on Workload Characterization."},{"key":"e_1_2_1_22_1","unstructured":"RFC. 1981. Request for comments 791 Internet Protocol Specification. http:\/\/www.faqs.org\/rfcs\/rfc791.html.  RFC. 1981. Request for comments 791 Internet Protocol Specification. http:\/\/www.faqs.org\/rfcs\/rfc791.html."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.963131"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/646688.702961"},{"volume-title":"Proceedings of the 17th International Symposium on Computer and Information Sciences.","author":"Shah N.","key":"e_1_2_1_26_1","unstructured":"Shah , N. and Keutzer , K . 2002. Network processors: Origin of species . In Proceedings of the 17th International Symposium on Computer and Information Sciences. Shah, N. and Keutzer, K. 2002. Network processors: Origin of species. In Proceedings of the 17th International Symposium on Computer and Information Sciences."},{"volume-title":"Proceedings of the 2nd Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture.","author":"Shah N.","key":"e_1_2_1_27_1","unstructured":"Shah , N. , Plishker , W. , and Keutzer , K . 2003. NP-Click: A programming model for the Intel ixp1200 . In Proceedings of the 2nd Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture. Shah, N., Plishker, W., and Keutzer, K. 2003. NP-Click: A programming model for the Intel ixp1200. In Proceedings of the 2nd Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture."},{"key":"e_1_2_1_28_1","volume-title":"eds","author":"Shirazi B.A.","year":"1995","unstructured":"Shirazi , B.A. , Kavi , K.M. , and Hurson , A.R. , eds . 1995 . Scheduling and Load Balancing in Parallel and Distributed Systems. IEEE Computer Society Press , Los Alamitos, CA. Shirazi, B.A., Kavi, K.M., and Hurson, A.R., eds. 1995. Scheduling and Load Balancing in Parallel and Distributed Systems. IEEE Computer Society Press, Los Alamitos, CA."},{"volume-title":"Proceedings of the 2nd Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture.","author":"Srinivasan A.","key":"e_1_2_1_29_1","unstructured":"Srinivasan , A. , Holman , P. , Anderson , J. , Baruah , S. , and Kaur , J . 2003. Multiprocessor scheduling in processor-based router platforms: Issues and ideas . In Proceedings of the 2nd Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture. Srinivasan, A., Holman, P., Anderson, J., Baruah, S., and Kaur, J. 2003. Multiprocessor scheduling in processor-based router platforms: Issues and ideas. In Proceedings of the 2nd Workshop on Network Processors at the 9th International Symposium on High Performance Computer Architecture."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.54"},{"key":"e_1_2_1_31_1","unstructured":"Teja Corporation. 2006. Teja NP software platform for the intel IXP2XXX network processor family. http:\/\/www.teja.com\/products\/intel_ixp2xxx.html.  Teja Corporation. 2006. Teja NP software platform for the intel IXP2XXX network processor family. http:\/\/www.teja.com\/products\/intel_ixp2xxx.html."},{"volume-title":"Proceedings of the 1st Workshop on Network Processors at the 8th International Symposium on High Performance Computer Architecture.","author":"Thiele L.","key":"e_1_2_1_32_1","unstructured":"Thiele , L. , Chakraborty , S. , Gries , M. , and Knzli , S . 2002. Design space exploration of network processor architectures . In Proceedings of the 1st Workshop on Network Processors at the 8th International Symposium on High Performance Computer Architecture. Thiele, L., Chakraborty, S., Gries, M., and Knzli, S. 2002. Design space exploration of network processor architectures. In Proceedings of the 1st Workshop on Network Processors at the 8th International Symposium on High Performance Computer Architecture."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1066677.1066879"},{"key":"e_1_2_1_34_1","unstructured":"Wheeler B. Bolaria J. and Iyer S. 2005. NPU market sees broad-based expansion. http:\/\/www.linleygroup.com\/npu\/Newsletter\/wire050420.html.  Wheeler B. Bolaria J. and Iyer S. 2005. NPU market sees broad-based expansion. http:\/\/www.linleygroup.com\/npu\/Newsletter\/wire050420.html."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1278349.1278361","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1278349.1278361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:29Z","timestamp":1750258049000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1278349.1278361"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2007,9]]}},"alternative-id":["10.1145\/1278349.1278361"],"URL":"https:\/\/doi.org\/10.1145\/1278349.1278361","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2007,9]]},"assertion":[{"value":"2007-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}