{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:27Z","timestamp":1750308027010,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,8,27]],"date-time":"2007-08-27T00:00:00Z","timestamp":1188172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,8,27]]},"DOI":"10.1145\/1283780.1283796","type":"proceedings-article","created":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T13:32:23Z","timestamp":1288618343000},"page":"68-73","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A robust edge encoding technique for energy-efficient multi-cycle interconnect"],"prefix":"10.1145","author":[{"given":"Jae-sun","family":"Seo","sequence":"first","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,8,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/851035.856363"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.843637"},{"key":"e_1_3_2_1_3_1","unstructured":"http:\/\/www.eas.asu.edu\/~ptm\/interconnect.html  http:\/\/www.eas.asu.edu\/~ptm\/interconnect.html"},{"key":"e_1_3_2_1_4_1","first-page":"193","article-title":"Two schemes to reduce interconnect delays in bi-directional and uni-directional buses","author":"Nose K.","year":"2001","unstructured":"K. Nose , and T. Sakurai , \" Two schemes to reduce interconnect delays in bi-directional and uni-directional buses ,\" Symposium on VLSI Circuits Dig. Tech. Papers , pp. 193 -- 194 , 2001 . K. Nose, and T. Sakurai, \"Two schemes to reduce interconnect delays in bi-directional and uni-directional buses,\" Symposium on VLSI Circuits Dig. Tech. Papers, pp. 193--194, 2001.","journal-title":"Symposium on VLSI Circuits Dig. Tech. Papers"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343815"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.14"},{"key":"e_1_3_2_1_7_1","first-page":"464","article-title":"Interconnect optimization strategies for high-performance VLSI designs","author":"Kahng A. B.","year":"1999","unstructured":"A. B. Kahng , S. Muddu and E. Sarto , \" Interconnect optimization strategies for high-performance VLSI designs ,\" Proc. of International Conference on VLSI Design , pp. 464 -- 469 , 1999 . A. B. Kahng, S. Muddu and E. Sarto, \"Interconnect optimization strategies for high-performance VLSI designs,\" Proc. of International Conference on VLSI Design, pp. 464--469, 1999.","journal-title":"Proc. of International Conference on VLSI Design"},{"key":"e_1_3_2_1_8_1","first-page":"78","article-title":"Static pulsed bus for on-chip interconnects","author":"Khellah M.","year":"2002","unstructured":"M. Khellah , et. al. , \" Static pulsed bus for on-chip interconnects ,\" Symposium on VLSI Circuits Dig. Tech. Papers , pp. 78 -- 79 , 2002 . M. Khellah, et. al., \"Static pulsed bus for on-chip interconnects,\" Symposium on VLSI Circuits Dig. Tech. Papers, pp. 78--79, 2002.","journal-title":"Symposium on VLSI Circuits Dig. Tech. Papers"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165591"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859589"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337318"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.54"}],"event":{"name":"ISLPED07: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Portland OR USA","acronym":"ISLPED07"},"container-title":["Proceedings of the 2007 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283796","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1283780.1283796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:59Z","timestamp":1750259639000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283796"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8,27]]},"references-count":12,"alternative-id":["10.1145\/1283780.1283796","10.1145\/1283780"],"URL":"https:\/\/doi.org\/10.1145\/1283780.1283796","relation":{},"subject":[],"published":{"date-parts":[[2007,8,27]]},"assertion":[{"value":"2007-08-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}