{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:26Z","timestamp":1750308026476,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,8,27]],"date-time":"2007-08-27T00:00:00Z","timestamp":1188172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,8,27]]},"DOI":"10.1145\/1283780.1283815","type":"proceedings-article","created":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T13:32:23Z","timestamp":1288618343000},"page":"159-164","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Power-optimal RTL arithmetic unit soft-macro selection strategy for leakage-sensitive technologies"],"prefix":"10.1145","author":[{"given":"Simone","family":"Medardoni","sequence":"first","affiliation":[{"name":"ENDIF - University of Ferrara"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"ENDIF - University of Ferrara"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[{"name":"Politecnico di Torino"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,8,27]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"316","volume-title":"Symposium on VLSI circuits","author":"Heo S.","year":"2002","unstructured":"S. Heo , K. Asanovic \"Leakage-biased domino circuits for dynamic fine-grain leakage reduction \", Symposium on VLSI circuits , pp. 316 -- 319 , 2002 . S.Heo, K.Asanovic \"Leakage-biased domino circuits for dynamic fine-grain leakage reduction\", Symposium on VLSI circuits, pp. 316--319, 2002."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383132"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009880"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.988724"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736181"},{"volume-title":"A 90-nm Power Optimization Methodology With Application to the ARM 1136JF-S Microprocessor\", ieee journal of solid-state circuits","author":"Khan A.","key":"e_1_3_2_1_6_1","unstructured":"A. Khan \" A 90-nm Power Optimization Methodology With Application to the ARM 1136JF-S Microprocessor\", ieee journal of solid-state circuits , vol. 41 , no. 8, august 2006. A.Khan et al. \"A 90-nm Power Optimization Methodology With Application to the ARM 1136JF-S Microprocessor\", ieee journal of solid-state circuits, vol. 41, no. 8, august 2006."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"e_1_3_2_1_8_1","first-page":"40","article-title":"Leakage power minimisation in arithmetic circuits","author":"Shin K.","year":"2004","unstructured":"K. Shin , T. Kim \" Leakage power minimisation in arithmetic circuits \", Electronics Letters - 1 April 2004 - Volume 40 , Issue 7, p. 415--417. K. Shin, T. Kim \"Leakage power minimisation in arithmetic circuits\", Electronics Letters - 1 April 2004 - Volume 40, Issue 7, p. 415--417.","journal-title":"Electronics Letters -"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1063803.1063805"},{"key":"e_1_3_2_1_10_1","unstructured":"Synopsys \"DesignWare Building Block IP User Guide\" Synospys documentation SOLD.  Synopsys \"DesignWare Building Block IP User Guide\" Synospys documentation SOLD."},{"key":"e_1_3_2_1_11_1","unstructured":"Synopsys \"DW01_add DataSheet\" Synospys documentation SOLD.  Synopsys \"DW01_add DataSheet\" Synospys documentation SOLD."},{"key":"e_1_3_2_1_12_1","unstructured":"SOLD Synospys documentation.  SOLD Synospys documentation."},{"key":"e_1_3_2_1_13_1","unstructured":"Synopsys Online: http:\/\/www.synopsys.com\/products\/solutions\/galaxy_platform.html  Synopsys Online: http:\/\/www.synopsys.com\/products\/solutions\/galaxy_platform.html"},{"key":"e_1_3_2_1_14_1","unstructured":"Cadence Online: http:\/\/www.cadence.com\/lowpower\/index.aspx  Cadence Online: http:\/\/www.cadence.com\/lowpower\/index.aspx"},{"key":"e_1_3_2_1_15_1","unstructured":"Magma Online: www.magma-da.com\/articles\/BlastPower.pdf  Magma Online: www.magma-da.com\/articles\/BlastPower.pdf"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329346"},{"key":"e_1_3_2_1_17_1","volume-title":"1191--1196","author":"Mohanty S. P.","year":"2006","unstructured":"S. P. Mohanty , R. Velagapudi , E. Kougianos \"Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits\", DATE , Pages : 1191--1196 , 2006 S. P. Mohanty, R. Velagapudi, E. Kougianos \"Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits\", DATE, Pages: 1191--1196 , 2006"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.107"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514042"},{"key":"e_1_3_2_1_20_1","series-title":"Devices and Systems Series 18","volume-title":"IEE Circuits","author":"B. M.","year":"2006","unstructured":"B. M. Al-Hashimi(Editor) Chapter 12 , Power minimisation techniques at the RT-level and below, in \"System-on-Chip:Next generation Electronics \", IEE Circuits , Devices and Systems Series 18 , 2006 , London , United Kingdom . B. M. Al-Hashimi(Editor) Chapter 12, Power minimisation techniques at the RT-level and below, in \"System-on-Chip:Next generation Electronics\", IEE Circuits, Devices and Systems Series 18, 2006, London, United Kingdom."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165628"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871529"},{"key":"e_1_3_2_1_23_1","volume-title":"Digest of technical papers of IEEE international solid-state circuits conference, vol 166","author":"T. Kuroda","year":"1996","unstructured":"T. Kuroda et al. \" A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme \", Digest of technical papers of IEEE international solid-state circuits conference, vol 166 , 1996 . T. Kuroda et al. \"A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme\", Digest of technical papers of IEEE international solid-state circuits conference, vol 166, 1996."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"L. Kelly Piguet Piguet (EDT) C. Piguet \"Low-Power Electronics Design\" chapter V: Embedded software CRC Press Series: Computer Engineering Series Volume: 1 2005 CSEM Neuchatel Switzerland.  L. Kelly Piguet Piguet (EDT) C. Piguet \"Low-Power Electronics Design\" chapter V: Embedded software CRC Press Series: Computer Engineering Series Volume: 1 2005 CSEM Neuchatel Switzerland.","DOI":"10.1201\/9781420039559.pt1"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/832287.835672"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974901"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"}],"event":{"name":"ISLPED07: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Portland OR USA","acronym":"ISLPED07"},"container-title":["Proceedings of the 2007 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283815","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1283780.1283815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:59Z","timestamp":1750259639000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283815"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8,27]]},"references-count":29,"alternative-id":["10.1145\/1283780.1283815","10.1145\/1283780"],"URL":"https:\/\/doi.org\/10.1145\/1283780.1283815","relation":{},"subject":[],"published":{"date-parts":[[2007,8,27]]},"assertion":[{"value":"2007-08-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}