{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:52Z","timestamp":1759147492034,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,8,27]],"date-time":"2007-08-27T00:00:00Z","timestamp":1188172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,8,27]]},"DOI":"10.1145\/1283780.1283822","type":"proceedings-article","created":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T13:32:23Z","timestamp":1288618343000},"page":"195-200","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Variable-latency adder (VL-adder)"],"prefix":"10.1145","author":[{"given":"Yiran","family":"Chen","sequence":"first","affiliation":[{"name":"Seagate Technology"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[{"name":"Seagate Technology"}]},{"given":"Jing","family":"Li","sequence":"additional","affiliation":[{"name":"Purdue University"}]},{"given":"Cheng-Kok","family":"Koh","sequence":"additional","affiliation":[{"name":"Purdue University"}]}],"member":"320","published-online":{"date-parts":[[2007,8,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2005.  International Technology Roadmap for Semiconductors 2005."},{"key":"e_1_3_2_1_2_1","first-page":"73","author":"Kimizuka N.","year":"1999","unstructured":"N. Kimizuka , The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling,\" VLSI Symp. on Tech. , 1999 , pp. 73 -- 74 . N. Kimizuka, et al., \"The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling,\" VLSI Symp. on Tech., 1999, pp. 73--74.","journal-title":"VLSI Symp. on Tech."},{"key":"e_1_3_2_1_3_1","first-page":"248","volume-title":"International Reliability Physics Symposium","author":"Reddy V.","year":"2002","unstructured":"V. Reddy , Impact of Negative Bias Temperature Instability on Digital Circuit Reliability ,\" International Reliability Physics Symposium , 2002 , pp. 248 -- 254 . V. Reddy, et al., \"Impact of Negative Bias Temperature Instability on Digital Circuit Reliability,\" International Reliability Physics Symposium, 2002, pp. 248--254."},{"key":"e_1_3_2_1_4_1","first-page":"113","volume-title":"Feb. 2003","author":"Li H.","unstructured":"H. Li , clock gating for microprocessor power reduction,\" the 9th Int'l Symp. on High Performance Computer Arch ., Feb. 2003 , pp. 113 -- 124 . H. Li, et al, \"Deterministic clock gating for microprocessor power reduction,\" the 9th Int'l Symp. on High Performance Computer Arch., Feb. 2003, pp. 113--124."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"e_1_3_2_1_6_1","volume-title":"Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)","author":"Agarwal M.","year":"2007","unstructured":"M. Agarwal , , \"On-line Failure Prediction Its Application to Transistor Aging ,\" ACM\/ IEEE Int'l Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU) , 2007 . M. Agarwal, et al., \"On-line Failure Prediction and Its Application to Transistor Aging,\" ACM\/IEEE Int'l Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), 2007."},{"key":"e_1_3_2_1_7_1","first-page":"103","volume-title":"Conf. on Computer Design","author":"Suzuki H.","year":"2003","unstructured":"H. Suzuki , Low Power Adder with Adaptive Supply Voltage\", the 21st Int'l Conf. on Computer Design , San Jose , Oct. 2003 , pp. 103 -- 106 . H. Suzuki, et al, \"Low Power Adder with Adaptive Supply Voltage\", the 21st Int'l Conf. on Computer Design, San Jose, Oct. 2003, pp. 103--106."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077634"},{"key":"e_1_3_2_1_9_1","volume-title":"Digital Integrated Circuits: a design perspective","author":"Rabaey J. M.","year":"1996","unstructured":"J. M. Rabaey , Digital Integrated Circuits: a design perspective , Englewood Cliffs, NJ : Prentice Hall , 1996 . J. M. Rabaey, Digital Integrated Circuits: a design perspective, Englewood Cliffs, NJ: Prentice Hall, 1996."},{"key":"e_1_3_2_1_10_1","first-page":"216","author":"Kang K.","year":"2006","unstructured":"K. Kang , Efficient Transistor-Level Sizing Technique un der Temporal Performance Degradation due to NBTI,\" IEEE International Conference on Computer Design , 2006 , pp. 216 -- 221 . K. Kang, et al., \"Efficient Transistor-Level Sizing Technique under Temporal Performance Degradation due to NBTI,\" IEEE International Conference on Computer Design, 2006, pp. 216--221.","journal-title":"IEEE International Conference on Computer Design"},{"key":"e_1_3_2_1_11_1","unstructured":"Predict Technology Model http:\/\/www.eas.asu.edu\/~ptm\/  Predict Technology Model http:\/\/www.eas.asu.edu\/~ptm\/"}],"event":{"name":"ISLPED07: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Portland OR USA","acronym":"ISLPED07"},"container-title":["Proceedings of the 2007 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283822","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1283780.1283822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:59Z","timestamp":1750259639000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283822"}},"subtitle":["new arithmetic circuit design practice to overcome NBTI"],"short-title":[],"issued":{"date-parts":[[2007,8,27]]},"references-count":11,"alternative-id":["10.1145\/1283780.1283822","10.1145\/1283780"],"URL":"https:\/\/doi.org\/10.1145\/1283780.1283822","relation":{},"subject":[],"published":{"date-parts":[[2007,8,27]]},"assertion":[{"value":"2007-08-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}