{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T13:00:38Z","timestamp":1773406838392,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,8,27]],"date-time":"2007-08-27T00:00:00Z","timestamp":1188172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,8,27]]},"DOI":"10.1145\/1283780.1283825","type":"proceedings-article","created":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T13:32:23Z","timestamp":1288618343000},"page":"207-212","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":94,"title":["Dynamic voltage frequency scaling for multi-tasking systems using online learning"],"prefix":"10.1145","author":[{"given":"Gaurav","family":"Dhiman","sequence":"first","affiliation":[{"name":"University of California, San Diego"}]},{"given":"Tajana Simunic","family":"Rosing","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}]}],"member":"320","published-online":{"date-parts":[[2007,8,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Intel XScale Core Developer's Manual \" http:\/\/download.intel.com\/design\/intelxscale\/27347302.pdf.  \"Intel XScale Core Developer's Manual \" http:\/\/download.intel.com\/design\/intelxscale\/27347302.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Mobile AMD Athlon 4 processor model 6 cpga data sheet \" http:\/\/www.amd.com 2001.  \"Mobile AMD Athlon 4 processor model 6 cpga data sheet \" http:\/\/www.amd.com 2001."},{"key":"e_1_3_2_1_3_1","unstructured":"M. Fleischmann \"LongRun Power Management - Dynamic Power Management for Crusoe Processors \" http:\/\/www.transmeta.com\/crusoe\/longrun.html.  M. Fleischmann \"LongRun Power Management - Dynamic Power Management for Crusoe Processors \" http:\/\/www.transmeta.com\/crusoe\/longrun.html."},{"key":"e_1_3_2_1_4_1","volume-title":"A scheduling model for reduced cpu energy,\" In FOCS","author":"Yao F.","year":"1995","unstructured":"F. Yao , A. Demers , and S. Shenker , \" A scheduling model for reduced cpu energy,\" In FOCS , 1995 . F. Yao, A. Demers, and S. Shenker, \"A scheduling model for reduced cpu energy,\" In FOCS, 1995."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280894"},{"key":"e_1_3_2_1_6_1","volume-title":"Minimum energy fixed-priority scheduling for variable voltage processor,\" In DATE","author":"Quan G.","year":"2002","unstructured":"G. Quan and X. Hu , \" Minimum energy fixed-priority scheduling for variable voltage processor,\" In DATE , 2002 . G. Quan and X. Hu, \"Minimum energy fixed-priority scheduling for variable voltage processor,\" In DATE, 2002."},{"key":"e_1_3_2_1_7_1","volume-title":"Synthesis techniques for low-power hard real-time systems on variable voltage processors,\" In RTSS","author":"Hong I.","year":"1998","unstructured":"I. Hong , G. Qu , M. Potkonjak , and M. B. Srivastava , \" Synthesis techniques for low-power hard real-time systems on variable voltage processors,\" In RTSS , 1998 . I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, \"Synthesis techniques for low-power hard real-time systems on variable voltage processors,\" In RTSS, 1998."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378551"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368693"},{"key":"e_1_3_2_1_10_1","volume-title":"Profile-based dynamic voltage scheduling using program checkpoints,\" In DATE","author":"Azevedo A.","year":"2002","unstructured":"A. Azevedo , I. Issenin , R. Cornea , R. Gupta , N. Dutt , A. Veidenbaum , and A. Nicolau , \" Profile-based dynamic voltage scheduling using program checkpoints,\" In DATE , 2002 . A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau, \"Profile-based dynamic voltage scheduling using program checkpoints,\" In DATE, 2002."},{"key":"e_1_3_2_1_11_1","volume-title":"Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches,\" In PACS","author":"Hsu C. H.","year":"2002","unstructured":"C. H. Hsu and U. Kremer , \" Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches,\" In PACS , 2002 . C. H. Hsu and U. Kremer, \"Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches,\" In PACS, 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566420"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.953271"},{"key":"e_1_3_2_1_14_1","unstructured":"D. Marculescu \"On the use of microarchitecture-driven dynamic voltage scaling \" Workshop on Complexity-Effective Design 2000.  D. Marculescu \"On the use of microarchitecture-driven dynamic voltage scaling \" Workshop on Complexity-Effective Design 2000."},{"key":"e_1_3_2_1_15_1","volume-title":"Using ipc variation in workloads with externally specified rates to reduce power consumption.\" Workshop on Complexity-Effective Design","author":"Ghiasi S.","year":"2000","unstructured":"S. Ghiasi , J. Casmira , and D. Grunwald , \" Using ipc variation in workloads with externally specified rates to reduce power consumption.\" Workshop on Complexity-Effective Design , 2000 . S. Ghiasi, J. Casmira, and D. Grunwald, \"Using ipc variation in workloads with externally specified rates to reduce power consumption.\" Workshop on Complexity-Effective Design, 2000."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581668"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013282"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839485(410) 24"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233656"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168880"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1006\/jcss.1997.1504"},{"key":"e_1_3_2_1_22_1","unstructured":"http:\/\/www.eecs.umich.edu\/mibench\/.  http:\/\/www.eecs.umich.edu\/mibench\/."},{"key":"e_1_3_2_1_23_1","unstructured":"http:\/\/www.bitmover.com\/lmbench\/.  http:\/\/www.bitmover.com\/lmbench\/."},{"key":"e_1_3_2_1_24_1","unstructured":"http:\/\/www.microsoft.com\/msj\/0799\/wincekernel\/wincekernel.aspx.  http:\/\/www.microsoft.com\/msj\/0799\/wincekernel\/wincekernel.aspx."}],"event":{"name":"ISLPED07: International Symposium on Low Power Electronics and Design","location":"Portland OR USA","acronym":"ISLPED07","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2007 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283825","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1283780.1283825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:59Z","timestamp":1750259639000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283825"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8,27]]},"references-count":24,"alternative-id":["10.1145\/1283780.1283825","10.1145\/1283780"],"URL":"https:\/\/doi.org\/10.1145\/1283780.1283825","relation":{},"subject":[],"published":{"date-parts":[[2007,8,27]]},"assertion":[{"value":"2007-08-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}