{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:27Z","timestamp":1750308027881,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,8,27]],"date-time":"2007-08-27T00:00:00Z","timestamp":1188172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,8,27]]},"DOI":"10.1145\/1283780.1283865","type":"proceedings-article","created":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T13:32:23Z","timestamp":1288618343000},"page":"387-390","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Slope interconnect effort"],"prefix":"10.1145","author":[{"given":"Myeong-Eun","family":"Hwang","sequence":"first","affiliation":[{"name":"Purdue Univ."}]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[{"name":"Yonsei Univ."}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Purdue Univ."}]}],"member":"320","published-online":{"date-parts":[[2007,8,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147022"},{"key":"e_1_3_2_1_2_1","first-page":"937","volume":"24","author":"Kabbani A.","year":"2005","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_3_1","unstructured":"I. Sutherland et. al Morgan Kaufmann Publishers Jan. 1999.  I. Sutherland et. al Morgan Kaufmann Publishers Jan. 1999."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.68126"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.814320"},{"key":"e_1_3_2_1_6_1","first-page":"1194","volume":"45","author":"Hirata A.","year":"1998","journal-title":"IEEE TCAS"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.759070"},{"key":"e_1_3_2_1_8_1","unstructured":"The International Technology Roadmap for Semiconductors 2003 Edition at http:\/\/public.itrs.net\/.  The International Technology Roadmap for Semiconductors 2003 Edition at http:\/\/public.itrs.net\/."},{"key":"e_1_3_2_1_9_1","unstructured":"Clive Maxfield Newnes Ch.25 March 1998.  Clive Maxfield Newnes Ch.25 March 1998."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_3_2_1_11_1","first-page":"352","volume":"9","author":"L. T.","year":"1990","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127732"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.67"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.736655"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.331409"},{"key":"e_1_3_2_1_16_1","unstructured":"J. M. Rabaey et. al 2nd Edition Prentice Hall Ch.4 2003.  J. M. Rabaey et. al 2nd Edition Prentice Hall Ch.4 2003."}],"event":{"name":"ISLPED07: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Portland OR USA","acronym":"ISLPED07"},"container-title":["Proceedings of the 2007 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283865","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1283780.1283865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:14:00Z","timestamp":1750259640000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1283780.1283865"}},"subtitle":["gate-interconnect interdependentdelay model for CMOS logic gates"],"short-title":[],"issued":{"date-parts":[[2007,8,27]]},"references-count":16,"alternative-id":["10.1145\/1283780.1283865","10.1145\/1283780"],"URL":"https:\/\/doi.org\/10.1145\/1283780.1283865","relation":{},"subject":[],"published":{"date-parts":[[2007,8,27]]},"assertion":[{"value":"2007-08-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}