{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:24:36Z","timestamp":1763724276674,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,3]],"date-time":"2007-09-03T00:00:00Z","timestamp":1188777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,3]]},"DOI":"10.1145\/1284480.1284511","type":"proceedings-article","created":{"date-parts":[[2012,10,11]],"date-time":"2012-10-11T15:35:23Z","timestamp":1349969723000},"page":"93-98","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["A comparative study of CMOS gates with minimum transistor stacks"],"prefix":"10.1145","author":[{"suffix":"Junior","given":"Leomar Soares","family":"da Rosa","sequence":"first","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]},{"given":"Andre Inacio","family":"Reis","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]},{"given":"Renato Perez","family":"Ribas","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]},{"given":"Felipe de Souza","family":"Marques","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]},{"given":"Felipe Ribeiro","family":"Schneider","sequence":"additional","affiliation":[{"name":"Nangate Inc."}]}],"member":"320","published-online":{"date-parts":[[2007,9,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.51"},{"key":"e_1_3_2_1_3_1","first-page":"134","volume-title":"IWLS","author":"Schneider F.R.","year":"2006","unstructured":"F.R. Schneider , A.I. Reis , \" Fast CMOS Logic Style Using Minimum Transistor Stack for Pull-up and Pull-down Networks\". IWLS 2006 , pp. 134 -- 141 . F.R.Schneider, A.I.Reis, \"Fast CMOS Logic Style Using Minimum Transistor Stack for Pull-up and Pull-down Networks\". IWLS 2006, pp. 134--141."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.137506"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/606603.606608"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.12.3485"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/266388.266604"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343800"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370564"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/832284.835478"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"General design method for complementary pass transistor logic circuits","volume":"39","author":"Avci M.","unstructured":"M. Avci and T. Yildirim . \" General design method for complementary pass transistor logic circuits \". Electronics Letters , Vol. 39 -- 1 , Jan. 2003, pp. 46--48. M.Avci and T.Yildirim. \"General design method for complementary pass transistor logic circuits\". Electronics Letters, Vol. 39--1 , Jan. 2003, pp. 46--48.","journal-title":"Electronics Letters"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19950799"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/266388.266570"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/795678.797341"},{"key":"e_1_3_2_1_17_1","first-page":"45","volume-title":"MALOPD","author":"Gavrilov S.","year":"1999","unstructured":"S. Gavrilov and A. Glebiy . \"BDD based circuit level structural optimization for digital CMOS \". MALOPD 1999 , pp. 45 -- 49 . S.Gavrilov and A.Glebiy. \"BDD based circuit level structural optimization for digital CMOS\". MALOPD 1999, pp. 45--49."},{"key":"e_1_3_2_1_18_1","first-page":"247","volume-title":"ASPDAC97","author":"Kanecko M.","unstructured":"M. Kanecko and J. Tian . \"Concurrent cell generation and mapping for CMOS logic circuits \". ASPDAC97 , pp. 247 -- 252 . M.Kanecko and J.Tian. \"Concurrent cell generation and mapping for CMOS logic circuits\". ASPDAC97, pp. 247--52."},{"key":"e_1_3_2_1_19_1","first-page":"199","volume-title":"SBCCI","author":"Poli R.E.B.","year":"2003","unstructured":"R.E.B. Poli , F.R. Schneider , R.P. Ribas and A.I. Reis . \"Unified theory to build cell-level transistor networks from BDDs \". SBCCI 2003 , pp. 199 -- 204 . R.E.B.Poli, F.R.Schneider, R.P.Ribas and A.I.Reis. \"Unified theory to build cell-level transistor networks from BDDs\". SBCCI 2003, pp. 199--204."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150381"},{"key":"e_1_3_2_1_21_1","first-page":"142","volume-title":"IWLS","author":"S.","year":"2006","unstructured":"L. S. da Rosa Jr., F.Marques, T.M.G.Cardoso, R.P.Ribas, A.I.Reis. \"BDDs and transistor networks with minimum pull-up\/pull-down chains \". IWLS 2006 , pp. 142 -- 149 . L.S.da Rosa Jr., F.Marques, T.M.G.Cardoso, R.P.Ribas, A.I.Reis. \"BDDs and transistor networks with minimum pull-up\/pull-down chains\". IWLS 2006, pp. 142--149."},{"key":"e_1_3_2_1_22_1","volume-title":"Morgan Kaufmann","author":"Sutherland I.","year":"1999","unstructured":"I. Sutherland , B. Sproull and D. Harris , Logical Effort : Designing Fast CMOS Circuits . Morgan Kaufmann , 1999 . I.Sutherland, B.Sproull and D.Harris, Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, 1999."},{"key":"e_1_3_2_1_23_1","volume-title":"SIS : A system for sequential circuit synthesis\". Technical report UCB\/ERL M92\/41","author":"Sentovich E.M.","year":"1992","unstructured":"E.M. Sentovich , K.J. Singh , L. Lavagno \" SIS : A system for sequential circuit synthesis\". Technical report UCB\/ERL M92\/41 , University of California at Berkeley , 1992 . E.M.Sentovich, K.J.Singh, L.Lavagno et al. \"SIS : A system for sequential circuit synthesis\". Technical report UCB\/ERL M92\/41, University of California at Berkeley, 1992."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"}],"event":{"name":"SBCCI07: 20th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Copacabana Rio de Janeiro","acronym":"SBCCI07"},"container-title":["Proceedings of the 20th annual conference on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1284480.1284511","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1284480.1284511","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:55Z","timestamp":1750259635000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1284480.1284511"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,3]]},"references-count":25,"alternative-id":["10.1145\/1284480.1284511","10.1145\/1284480"],"URL":"https:\/\/doi.org\/10.1145\/1284480.1284511","relation":{},"subject":[],"published":{"date-parts":[[2007,9,3]]},"assertion":[{"value":"2007-09-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}