{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:24Z","timestamp":1750308024415,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,3]],"date-time":"2007-09-03T00:00:00Z","timestamp":1188777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,3]]},"DOI":"10.1145\/1284480.1284527","type":"proceedings-article","created":{"date-parts":[[2012,10,11]],"date-time":"2012-10-11T15:35:23Z","timestamp":1349969723000},"page":"159-164","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["RoSA"],"prefix":"10.1145","author":[{"given":"Monica Magalhaes","family":"Pereira","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Norte, Natal, Brazil"}]},{"given":"Bruno Cruz","family":"de Oliveira","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Norte, Natal, Brazil"}]},{"given":"Ivan Saraiva","family":"Silva","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Norte, Natal, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2007,9,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of 14th Symposium on Integrated Circuits and System Design (SBCCI .01) (GO, Brazil, Sept. 10--15","author":"Agostini L.","year":"2001","unstructured":"Agostini , L. ; Silva , I. ; Bampi , S. Pipelined Fast 2-D DCT Architecture for JPEG Image Compression . In Proceedings of 14th Symposium on Integrated Circuits and System Design (SBCCI .01) (GO, Brazil, Sept. 10--15 , 2001 ). IEEE Computer Society Press , Washington, DC, USA , 2001, 226--231. Agostini, L.; Silva, I.; Bampi, S. Pipelined Fast 2-D DCT Architecture for JPEG Image Compression. In Proceedings of 14th Symposium on Integrated Circuits and System Design (SBCCI .01) (GO, Brazil, Sept. 10--15, 2001). IEEE Computer Society Press, Washington, DC, USA, 2001, 226--231."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307504"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2005.10"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300982"},{"key":"e_1_3_2_1_5_1","volume-title":"FFT on reconfigurable hardware","author":"Guccione S. A.","year":"1995","unstructured":"Guccione , S. A. and Gonzalez , M. J . FFT on reconfigurable hardware . In Proceedings of The International Society for Optical Engineering (Orlando , FL , USA, April 17--18 1995 ), Society of Photo-Optical Instrumentation Engineers, USA, 1995, 30--41. Guccione, S. A. and Gonzalez, M. J. FFT on reconfigurable hardware. In Proceedings of The International Society for Optical Engineering (Orlando, FL, USA, April 17--18 1995), Society of Photo-Optical Instrumentation Engineers, USA, 1995, 30--41."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370535"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 9th International Conference on Electronics, Circuits and Systems (ICECS .02) (Dubrovnik, Croatia, Sept. 15--18","author":"Herz M.","year":"2002","unstructured":"Herz , M. Memory Addressing Organization for Stream-based Reconfigurable Computing . In Proceedings of the 9th International Conference on Electronics, Circuits and Systems (ICECS .02) (Dubrovnik, Croatia, Sept. 15--18 , 2002 ), IEEE Computer Society Press , Washington, DC, USA , 2002, Volume 2 , 813--817. Herz, M. Memory Addressing Organization for Stream-based Reconfigurable Computing. In Proceedings of the 9th International Conference on Electronics, Circuits and Systems (ICECS .02) (Dubrovnik, Croatia, Sept. 15--18, 2002), IEEE Computer Society Press, Washington, DC, USA, 2002, Volume 2, 813--817."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.642810"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the 20th International Conference on Computer Design (ICCD'02) (Freiburg, Germany, September 16--18","author":"Owens J. D.","year":"2002","unstructured":"Owens , J. D. et al. Media Processing Applications on the Imagine Stream Processor . In Proceedings of the 20th International Conference on Computer Design (ICCD'02) (Freiburg, Germany, September 16--18 , 2002 ), IEEE Computer Society Press , Washington, DC, USA , 2002, 295--302. Owens, J. D. et al. Media Processing Applications on the Imagine Stream Processor. In Proceedings of the 20th International Conference on Computer Design (ICCD'02) (Freiburg, Germany, September 16--18, 2002), IEEE Computer Society Press, Washington, DC, USA, 2002, 295--302."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF03159565"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the NATO RTO Symposium of System Concepts and Integration","author":"Singh H.","year":"1998","unstructured":"Singh , H. et al. MorphoSys: An Integrated Re-configurable Architecture . In Proceedings of the NATO RTO Symposium of System Concepts and Integration ( Monterey, CA, USA, April 20--22 , 1998 ), 1998. Singh, H. et al. MorphoSys: An Integrated Re-configurable Architecture. In Proceedings of the NATO RTO Symposium of System Concepts and Integration (Monterey, CA, USA, April 20--22, 1998), 1998."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649570"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_18_1","volume-title":"www.sparc.org","author":"The SPARC","year":"2007","unstructured":"The SPARC Architecture Manual-Version 8 , www.sparc.org , 2007 . The SPARC Architecture Manual-Version 8, www.sparc.org, 2007."},{"key":"e_1_3_2_1_19_1","volume-title":"IEE Proceedings Computers and Digital Techniques, 152","author":"Todman T. J.","year":"2005","unstructured":"Todman , T. J. et al. Reconfigurable Computing: architectures and design methods . In IEE Proceedings Computers and Digital Techniques, 152 , 2 ( Mar. 2005 ). IEEE Computer Society Press, Washington, DC, USA , 2005, 193--207. Todman, T. J. et al. Reconfigurable Computing: architectures and design methods. In IEE Proceedings Computers and Digital Techniques, 152, 2 (Mar. 2005). IEEE Computer Society Press, Washington, DC, USA, 2005, 193--207."},{"key":"e_1_3_2_1_20_1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE .03)","author":"Vissers K. A.","year":"2003","unstructured":"Vissers , K. A. Parallel Processing Architectures for Reconfigurable Systems. In Design , Automation and Test in Europe Conference and Exhibition (DATE .03) (Munich, Germany , Mar. 03-07, 2003 ), IEEE Computer Society Press, Washington, DC, USA, 2003, 396--397. Vissers, K. A. Parallel Processing Architectures for Reconfigurable Systems. In Design, Automation and Test in Europe Conference and Exhibition (DATE .03) (Munich, Germany, Mar. 03-07, 2003), IEEE Computer Society Press, Washington, DC, USA, 2003, 396--397."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/30.125072"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339687"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329187"}],"event":{"name":"SBCCI07: 20th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Copacabana Rio de Janeiro","acronym":"SBCCI07"},"container-title":["Proceedings of the 20th annual conference on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1284480.1284527","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1284480.1284527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:55Z","timestamp":1750259635000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1284480.1284527"}},"subtitle":["a reconfigurable stream-based architecture"],"short-title":[],"issued":{"date-parts":[[2007,9,3]]},"references-count":20,"alternative-id":["10.1145\/1284480.1284527","10.1145\/1284480"],"URL":"https:\/\/doi.org\/10.1145\/1284480.1284527","relation":{},"subject":[],"published":{"date-parts":[[2007,9,3]]},"assertion":[{"value":"2007-09-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}