{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:05Z","timestamp":1759147445848,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,30]],"date-time":"2007-09-30T00:00:00Z","timestamp":1191110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,30]]},"DOI":"10.1145\/1289816.1289822","type":"proceedings-article","created":{"date-parts":[[2007,10,14]],"date-time":"2007-10-14T12:51:38Z","timestamp":1192366298000},"page":"3-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC"],"prefix":"10.1145","author":[{"given":"Brett H.","family":"Meyer","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donald E.","family":"Thomas","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065727"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118309"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"S. Pasricha and N. Dutt \"Cosmeca: application specific co-synthesis of memory and communication architectures for MPSoC \" in DATE '06 2006.   S. Pasricha and N. Dutt \"Cosmeca: application specific co-synthesis of memory and communication architectures for MPSoC \" in DATE '06 2006.","DOI":"10.1109\/DATE.2006.244066"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016779"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117294"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"K. Lahiri A. Raghunathan and S. Dey \"Efficient exploration of the soc communication architecture design space \" in ICCAD '00 2000.   K. Lahiri A. Raghunathan and S. Dey \"Efficient exploration of the soc communication architecture design space \" in ICCAD '00 2000.","DOI":"10.1145\/337292.337561"},{"key":"e_1_3_2_1_7_1","unstructured":"J. Hu Y. Deng and R. Marculescu \"System-level point-to-point communication synthesis using floorplanning information \" in ASP-DAC '02 2002.   J. Hu Y. Deng and R. Marculescu \"System-level point-to-point communication synthesis using floorplanning information \" in ASP-DAC '02 2002."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378258"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842910"},{"volume-title":"USA: Wiley","year":"2001","author":"Rayward-Smith V. J.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","unstructured":"M. Huang F. Romeo and A. Sangiovanni-Vincentelli \"An efficient general cooling schedule for simulated annealing \" in ICCAD '86 1986.  M. Huang F. Romeo and A. Sangiovanni-Vincentelli \"An efficient general cooling schedule for simulated annealing \" in ICCAD '86 1986."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"D. F. Wong and C. L. Liu \"A new algorithm for floorplan design \" in DAC '86 1986.   D. F. Wong and C. L. Liu \"A new algorithm for floorplan design \" in DAC '86 1986.","DOI":"10.1145\/318013.318030"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.924827"},{"key":"e_1_3_2_1_14_1","unstructured":"\"ARM7TDMI.\" http:\/\/www.arm.com\/products\/CPUs\/ARM7TDMI.html.  \"ARM7TDMI.\" http:\/\/www.arm.com\/products\/CPUs\/ARM7TDMI.html."},{"key":"e_1_3_2_1_15_1","unstructured":"\"CACTI 4.2.\" http:\/\/quid.hpl.hp.com:9081\/cacti\/.  \"CACTI 4.2.\" http:\/\/quid.hpl.hp.com:9081\/cacti\/."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"B. H. Meyer and D. E. Thomas \"Rethinking automated synthesis of MPSoC architectures \" in NSF Next Generation Software Program March 2007.  B. H. Meyer and D. E. Thomas \"Rethinking automated synthesis of MPSoC architectures \" in NSF Next Generation Software Program March 2007.","DOI":"10.1109\/IPDPS.2007.370527"}],"event":{"name":"ESWEEK07: Third Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Salzburg Austria","acronym":"ESWEEK07"},"container-title":["Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289816.1289822","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1289816.1289822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:52:31Z","timestamp":1750258351000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289816.1289822"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,30]]},"references-count":16,"alternative-id":["10.1145\/1289816.1289822","10.1145\/1289816"],"URL":"https:\/\/doi.org\/10.1145\/1289816.1289822","relation":{},"subject":[],"published":{"date-parts":[[2007,9,30]]},"assertion":[{"value":"2007-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}