{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:30Z","timestamp":1759146810285,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,30]],"date-time":"2007-09-30T00:00:00Z","timestamp":1191110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,30]]},"DOI":"10.1145\/1289816.1289858","type":"proceedings-article","created":{"date-parts":[[2007,10,14]],"date-time":"2007-10-14T12:51:38Z","timestamp":1192366298000},"page":"167-172","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["A data protection unit for NoC-based architectures"],"prefix":"10.1145","author":[{"given":"Leandro","family":"Fiorin","sequence":"first","affiliation":[{"name":"University of Lugano, Lugano, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Slobodan","family":"Lukovic","sequence":"additional","affiliation":[{"name":"University of Lugano, Lugano, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Open Core Protocol Specification 2.2.  Open Core Protocol Specification 2.2."},{"key":"e_1_3_2_1_2_1","unstructured":"SonicsMX SMART Interconnect Datasheet. http:\/\/www.sonicsinc.com.  SonicsMX SMART Interconnect Datasheet. http:\/\/www.sonicsinc.com."},{"key":"e_1_3_2_1_3_1","volume-title":"White Paper. ARM","author":"Alves T.","year":"2004","unstructured":"T. Alves and D. Felton . TrustZone: Integrated Hardware and Software Security , White Paper. ARM , 2004 . T. Alves and D. Felton. TrustZone: Integrated Hardware and Software Security, White Paper. ARM, 2004."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_5_1","volume-title":"Vulnerabilities and Buffer Overflow Techniques in Computer Viruses. Symantec White Paper","author":"Chien E.","year":"2002","unstructured":"E. Chien and P. Szoe . Blended Attacks Exploits , Vulnerabilities and Buffer Overflow Techniques in Computer Viruses. Symantec White Paper , Sept. 2002 . E. Chien and P. Szoe. Blended Attacks Exploits, Vulnerabilities and Buffer Overflow Techniques in Computer Viruses. Symantec White Paper, Sept. 2002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086308"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.32"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/851035.856366"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944689"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of DAC 2004","author":"Kocher P.","year":"2004","unstructured":"P. Kocher , R. Lee , G. McGraw , A. Raghunathan , and S. Ravi . Security as a New Dimension in Embedded System Design . In Proceedings of DAC 2004 , Jun. 7-11 2004 . P. Kocher, R. Lee, G. McGraw, A. Raghunathan, and S. Ravi. Security as a New Dimension in Embedded System Design. In Proceedings of DAC 2004, Jun. 7-11 2004."},{"issue":"3","key":"e_1_3_2_1_12_1","article-title":"Content-Addressable Memory (CAM) Circuits and Architectures","volume":"41","author":"Pagiantzis K.","year":"2006","unstructured":"K. Pagiantzis and A. Sheikholeslami . Content-Addressable Memory (CAM) Circuits and Architectures : A Tutorial and Survey. IEEE Journal of Solid-State Circuits , 41 ( 3 ), March 2006 . K. Pagiantzis and A. Sheikholeslami. Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey. IEEE Journal of Solid-State Circuits, 41(3), March 2006.","journal-title":"A Tutorial and Survey. IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493(410) 24"}],"event":{"name":"ESWEEK07: Third Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Salzburg Austria","acronym":"ESWEEK07"},"container-title":["Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289816.1289858","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1289816.1289858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:58Z","timestamp":1750259638000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289816.1289858"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,30]]},"references-count":13,"alternative-id":["10.1145\/1289816.1289858","10.1145\/1289816"],"URL":"https:\/\/doi.org\/10.1145\/1289816.1289858","relation":{},"subject":[],"published":{"date-parts":[[2007,9,30]]},"assertion":[{"value":"2007-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}