{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:26Z","timestamp":1750308026764,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,30]],"date-time":"2007-09-30T00:00:00Z","timestamp":1191110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,30]]},"DOI":"10.1145\/1289816.1289872","type":"proceedings-article","created":{"date-parts":[[2007,10,14]],"date-time":"2007-10-14T12:51:38Z","timestamp":1192366298000},"page":"227-232","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A low power VLIW processor generation method by means of extracting non-redundant activation conditions"],"prefix":"10.1145","author":[{"given":"Hirofumi","family":"Iwato","sequence":"first","affiliation":[{"name":"Osaka University, Osaka, Japan"}]},{"given":"Keishi","family":"Sakanushi","sequence":"additional","affiliation":[{"name":"Osaka University, Osaka, Japan"}]},{"given":"Yoshinori","family":"Takeuchi","sequence":"additional","affiliation":[{"name":"Osaka University, Osaka, Japan"}]},{"given":"Masaharu","family":"Imai","sequence":"additional","affiliation":[{"name":"Osaka University, Osaka, Japan"}]}],"member":"320","published-online":{"date-parts":[[2007,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839489(410) 24"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224086"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/323480.323482"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131652"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808433"},{"key":"e_1_3_2_1_6_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"1990","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers, Inc. , California , 1990 . J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., California, 1990."},{"key":"e_1_3_2_1_7_1","volume-title":"E83-A(3):394--400","author":"Itoh M.","year":"2000","unstructured":"M. Itoh , Y. Takeuchi , M. Imai , and A. Shiomi . Synthesizable HDL Generation for Pipelined Processors from a Micro-Operation Description. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences , E83-A(3):394--400 , Mar. 2000 . M. Itoh, Y. Takeuchi, M. Imai, and A. Shiomi. Synthesizable HDL Generation for Pipelined Processors from a Micro-Operation Description. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences, E83-A(3):394--400, Mar. 2000."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/602902.603016"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1015090.1015315"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.592586"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581203"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329345"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343873"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263307"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/579695"}],"event":{"name":"ESWEEK07: Third Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Salzburg Austria","acronym":"ESWEEK07"},"container-title":["Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289816.1289872","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1289816.1289872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:58Z","timestamp":1750259638000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289816.1289872"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,30]]},"references-count":15,"alternative-id":["10.1145\/1289816.1289872","10.1145\/1289816"],"URL":"https:\/\/doi.org\/10.1145\/1289816.1289872","relation":{},"subject":[],"published":{"date-parts":[[2007,9,30]]},"assertion":[{"value":"2007-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}