{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:57:11Z","timestamp":1773413831681,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,30]],"date-time":"2007-09-30T00:00:00Z","timestamp":1191110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,30]]},"DOI":"10.1145\/1289816.1289877","type":"proceedings-article","created":{"date-parts":[[2007,10,14]],"date-time":"2007-10-14T12:51:38Z","timestamp":1192366298000},"page":"251-256","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":149,"title":["Predator"],"prefix":"10.1145","author":[{"given":"Benny","family":"Akesson","sequence":"first","affiliation":[{"name":"Technische Universiteit Eindhoven, Eindhoven, Netherlands"}]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[{"name":"NXP Semiconductors Research & Delft University of Technology, Eindhoven, Netherlands"}]},{"given":"Markus","family":"Ringhofer","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]}],"member":"320","published-online":{"date-parts":[[2007,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"NXP Semiconductors, 2007","author":"Akesson B.","year":"2007"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.34"},{"issue":"1","key":"e_1_3_2_1_3_1","volume":"37","author":"Cruz R.","year":"1991","journal-title":"IEEE Trans. on Info. Theory"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.953269"},{"key":"e_1_3_2_1_5_1","volume-title":"Interconnect-Centric Design for Advanced SoC and NoC. Kluwer","author":"Goossens K.","year":"2004"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.45"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266572"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065729"},{"key":"e_1_3_2_1_10_1","unstructured":"JEDEC Solid State Technology Association. DDR2 SDRAM Specification JESD79-2C edition May 2006.  JEDEC Solid State Technology Association. DDR2 SDRAM Specification JESD79-2C edition May 2006."},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE Workshop on Signal Processing Systems, SIPS 2003","author":"Lin T.-C.","year":"2003"},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE International Conference on Field-Programmable Technology (FPT)","author":"Macian C.","year":"2003"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493(410) 24"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131355.1131387"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/90.731196"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.35"},{"key":"e_1_3_2_1_18_1","volume-title":"Sonics","author":"Weber W.-D.","year":"2001"},{"key":"e_1_3_2_1_19_1","volume-title":"University of Twente","author":"Woltjer L.","year":"2005"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.469298"}],"event":{"name":"ESWEEK07: Third Embedded Systems Week","location":"Salzburg Austria","acronym":"ESWEEK07","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289816.1289877","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1289816.1289877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:58Z","timestamp":1750259638000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289816.1289877"}},"subtitle":["a predictable SDRAM memory controller"],"short-title":[],"issued":{"date-parts":[[2007,9,30]]},"references-count":20,"alternative-id":["10.1145\/1289816.1289877","10.1145\/1289816"],"URL":"https:\/\/doi.org\/10.1145\/1289816.1289877","relation":{},"subject":[],"published":{"date-parts":[[2007,9,30]]},"assertion":[{"value":"2007-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}