{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:32:01Z","timestamp":1761323521936,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,30]],"date-time":"2007-09-30T00:00:00Z","timestamp":1191110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,30]]},"DOI":"10.1145\/1289881.1289917","type":"proceedings-article","created":{"date-parts":[[2007,10,14]],"date-time":"2007-10-14T12:51:38Z","timestamp":1192366298000},"page":"198-207","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems"],"prefix":"10.1145","author":[{"given":"Rakesh","family":"Reddy","sequence":"first","affiliation":[{"name":"University of Maryland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Petrov","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/48012.48037"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/647165.760063"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1994.342718"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_7_1","first-page":"315","volume-title":"Communications, Computers and signal Processing (PACRIM)","author":"Chen H.-C.","year":"2001","unstructured":"H.-C. Chen and J.-S. Chiang . A highly configurable cache architecture for embedded systems . In Communications, Computers and signal Processing (PACRIM) , pages 315 -- 318 , 2001 . H.-C. Chen and J.-S. Chiang. A highly configurable cache architecture for embedded systems. In Communications, Computers and signal Processing (PACRIM), pages 315--318, 2001."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.814618"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1113830.1113836"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/871910.871916"},{"key":"e_1_3_2_1_13_1","first-page":"330","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-Smith . Mediabench: A tool for evaluating and synthesizing multimedia and communications systems . In International Symposium on Microarchitecture (MICRO) , pages 330 -- 335 , December 1997 . C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In International Symposium on Microarchitecture (MICRO), pages 330--335, December 1997."},{"key":"e_1_3_2_1_14_1","first-page":"148","volume-title":"IEEE Real-Time Systems Symposium","author":"Li Y. S.","year":"1997","unstructured":"Y. S. Li , S. Malik , and A. Wolfe . Cache modeling for real-time software . In IEEE Real-Time Systems Symposium ,, pages 148 -- 157 , 1997 . Y. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software. In IEEE Real-Time Systems Symposium,, pages 148--157, 1997."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106982"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216677"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_19_1","first-page":"147","volume-title":"International Symposium on High - Performance Computer Architecture (HPCA)","author":"Powell M.","year":"2001","unstructured":"M. Powell , S.-H. Yang , B. Falsa ., K. Roy , and T. N. Vijaykumar . An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance i-caches . In International Symposium on High - Performance Computer Architecture (HPCA) , pages 147 -- 157 , 2001 . M. Powell, S.-H. Yang, B. Falsa., K. Roy, and T. N. Vijaykumar. An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance i-caches. In International Symposium on High - Performance Computer Architecture (HPCA), pages 147--157, 2001."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997184"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065910.1065935"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IWIA.2003.1262779"},{"key":"e_1_3_2_1_23_1","volume-title":"HP Laboratories Palo Alto","author":"Tarjan D.","year":"2006","unstructured":"D. Tarjan , S. Thoziyoor , and N. Jouppi . Cacti 4.0: An integrated cache timing, power and area model. Technical report , HP Laboratories Palo Alto , June 2006 . D. Tarjan, S. Thoziyoor, and N. Jouppi. Cacti 4.0: An integrated cache timing, power and area model. Technical report, HP Laboratories Palo Alto, June 2006."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/956418.956619"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165606"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/200781.200792"},{"key":"e_1_3_2_1_27_1","volume-title":"Symposium on High-Performance Computer Architecture (HPCA), 00:0151","author":"Yang S.-H.","year":"2002","unstructured":"S.-H. Yang , B. Falsa ., M. D. Powell , and T. N. Vijaykumar . Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay . Symposium on High-Performance Computer Architecture (HPCA), 00:0151 , 2002 . S.-H. Yang, B. Falsa., M. D. Powell, and T. N. Vijaykumar. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. Symposium on High-Performance Computer Architecture (HPCA), 00:0151, 2002."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"}],"event":{"name":"ESWEEK07: Third Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Salzburg Austria","acronym":"ESWEEK07"},"container-title":["Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289881.1289917","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1289881.1289917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:59Z","timestamp":1750259639000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1289881.1289917"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,30]]},"references-count":29,"alternative-id":["10.1145\/1289881.1289917","10.1145\/1289881"],"URL":"https:\/\/doi.org\/10.1145\/1289881.1289917","relation":{},"subject":[],"published":{"date-parts":[[2007,9,30]]},"assertion":[{"value":"2007-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}