{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:56:32Z","timestamp":1750308992102,"version":"3.41.0"},"reference-count":18,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2007,6,1]],"date-time":"2007-06-01T00:00:00Z","timestamp":1180656000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2007,6]]},"abstract":"<jats:p>With reducing feature sizes, more transistors can be integrated on the chip. The increased transistor budget can be utilized to improve the instruction level parallelism (ILP) exploited from the processor. However, the transistors cannot be used to arbitrarily increase the processor width and size in the hope of exploiting better ILP. In this paper, we propose an architecture where the superscalar datapath is tightly coupled with a reconfigurable unit (RFU). The reconfiguration unit is configured to execute the traces of dynamic instructions that are frequently executed. To address the data dependency issues between the instructions in the superscalar and the RFU, we propose to execute the trace on the RFU with predicted values. When the trace instructions reach the issue queue in the superscalar, the predictions are validated. In this technique, performance improvement is obtained for correct prediction, whereas no performance degradation is incurred for mispredictions. With this architecture, we observe an average instructions per cycle (IPC) improvement of about 11% over the simulated SPEC 2000 benchmarks, using a very small last value data value predictor.<\/jats:p>","DOI":"10.1145\/1294313.1294320","type":"journal-article","created":{"date-parts":[[2007,10,12]],"date-time":"2007-10-12T15:47:29Z","timestamp":1192204049000},"page":"20-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Improving instruction level parallelism through reconfigurable units in superscalar processors"],"prefix":"10.1145","volume":"35","author":[{"given":"Tameesh","family":"Suri","sequence":"first","affiliation":[{"name":"State University of New York at Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"K. Wang and M. Franklin \"Highly accurate data value prediction using hybrid predictors \" in International Symposium on Microarchitecture 1997. K. Wang and M. Franklin \"Highly accurate data value prediction using hybrid predictors \" in International Symposium on Microarchitecture 1997."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01212870"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192749"},{"volume-title":"Napa Valley","year":"1997","author":"Hauck S.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329187"},{"key":"e_1_2_1_7_1","doi-asserted-by":"crossref","unstructured":"B. Kastrup A. Bink and J. Hoogerbrugge \"Concise: A compiler-driven cpld-based instruction set accelerator \" in In Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines pp.92--100 April 1999. B. Kastrup A. Bink and J. Hoogerbrugge \"Concise: A compiler-driven cpld-based instruction set accelerator \" in In Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines pp.92--100 April 1999.","DOI":"10.1109\/FPGA.1999.803671"},{"volume-title":"Napa Valley","year":"1996","author":"Wittig R.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354889"},{"key":"e_1_2_1_11_1","doi-asserted-by":"crossref","unstructured":"C. R. Rupp M. Landguth T. Garverick E. Gomersall H. Holt J. M. Arnold and M. Gokhale. \"The napa adaptive processing architecture \" in In Proceeding of the IEEE symposium on FPGAs for computing machines. (FCCM\/98) Pages 28--37 1998. C. R. Rupp M. Landguth T. Garverick E. Gomersall H. Holt J. M. Arnold and M. Gokhale. \"The napa adaptive processing architecture \" in In Proceeding of the IEEE symposium on FPGAs for computing machines. (FCCM\/98) Pages 28--37 1998.","DOI":"10.1109\/FPGA.1998.707878"},{"key":"e_1_2_1_12_1","unstructured":"T. Miyamori and K. Olukotun \"Remarc: Reconfigurable multimedia array co-processor \" in IEICE Transactions on information and systems E82-D(2):389--397 1999. T. Miyamori and K. Olukotun \"Remarc: Reconfigurable multimedia array co-processor \" in IEICE Transactions on information and systems E82-D(2):389--397 1999."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296446"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"e_1_2_1_18_1","unstructured":"\"Simple scalar toolset version 2 \" http:\/\/www.simplescalar.com\/. \"Simple scalar toolset version 2 \" http:\/\/www.simplescalar.com\/."}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1294313.1294320","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1294313.1294320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:41:18Z","timestamp":1750282878000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1294313.1294320"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2007,6]]}},"alternative-id":["10.1145\/1294313.1294320"],"URL":"https:\/\/doi.org\/10.1145\/1294313.1294320","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2007,6]]},"assertion":[{"value":"2007-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}