{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:27Z","timestamp":1750307787845,"version":"3.41.0"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2008,1]]},"abstract":"<jats:p>Time-to-market pressure and the ever-growing design complexity of multiprocessor system-on-chips have demanded an efficient design environment that enables fast exploration of large design space. In this article, we introduce a new design environment, called SoCDAL, for accelerating multiprocessor system-on-chip design through fast design-space exploration targeting real-time multimedia systems. SoCDAL is a set of mostly automated tools covering system specification, hardware\/software estimation, application-to-architecture mapping, simulation model generation, and system verification through simulation. For system specification, the process network model has been widely used for system specification because of its modeling capability. However, it is hard to use for real-time systems design, since its behavior cannot be estimated statically. We introduce a new approach which enables analyzing a process network model statically with some restrictions. For the hardware\/software estimation, we analyze codes statically. Application-to-architecture mapping process implements a novel algorithm to support an arbitrary number of processors, with performance evaluation by static scheduling considering communication behavior. Mapping results are used to generate simulation models automatically at several transaction levels to be pipelined to a commercial tool. We show the effectiveness of our approaches by some experimental results with multimedia applications such as JPEG, H.263, and H.264 encoders, as well as an H.264 decoder.<\/jats:p>","DOI":"10.1145\/1297666.1297683","type":"journal-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:33Z","timestamp":1204207353000},"page":"1-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["SoCDAL"],"prefix":"10.1145","volume":"13","author":[{"given":"Yongjin","family":"Ahn","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul"}]},{"given":"Keesung","family":"Han","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}]},{"given":"Ganghee","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}]},{"given":"Hyunjik","family":"Song","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}]},{"given":"Junhee","family":"Yoo","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}]},{"given":"Xingguang","family":"Feng","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Kiheung"}]}],"member":"320","published-online":{"date-parts":[[2008,2,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193228"},{"key":"e_1_2_1_2_1","unstructured":"Basten T. and Hoogerbrugge J. 2001. Efficient execution of process networks. In Communication Process Architectures A. Chalmers et al. Eds. IOS Press Bristol UK 1--14. Basten T. and Hoogerbrugge J. 2001. Efficient execution of process networks. In Communication Process Architectures A. Chalmers et al. Eds. IOS Press Bristol UK 1--14."},{"volume-title":"Proc. IEEE (Sept.), 1270--1282","author":"Benvenisite A.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","unstructured":"Catapult C Synthesis. 2005. C-based design. http:\/\/www.mentor.com\/products\/c-based_design. Catapult C Synthesis. 2005. C-based design. http:\/\/www.mentor.com\/products\/c-based_design."},{"key":"e_1_2_1_5_1","unstructured":"CDFG. 1998. Control data flow graph toolset. http:\/\/poppy.snu.ac.kr\/CDFG. CDFG. 1998. Control data flow graph toolset. http:\/\/poppy.snu.ac.kr\/CDFG."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.296155"},{"key":"e_1_2_1_7_1","unstructured":"ConvergenSC. 2004. ConvergenSC\/Incisive design flow. http:\/\/www.coware.com. ConvergenSC. 2004. ConvergenSC\/Incisive design flow. http:\/\/www.coware.com."},{"key":"e_1_2_1_8_1","unstructured":"Davis II J. Hylands C. Kienhuis B. Lee A. Liu J. Liu X. Muliadi L. Neuendorffer S. Tsay J. Vogel B. and Xiong Y. 2001. Ptolemy II---Heterogeneous concurrent modeling and design in Java. Tech. Mem. M01\/12J UCB\/ERL Department of Electrical Engineering and Computer Science University of California Berkeley CA. Davis II J. Hylands C. Kienhuis B. Lee A. Liu J. Liu X. Muliadi L. Neuendorffer S. Tsay J. Vogel B. and Xiong Y. 2001. Ptolemy II---Heterogeneous concurrent modeling and design in Java. Tech. Mem. M01\/12J UCB\/ERL Department of Electrical Engineering and Computer Science University of California Berkeley CA."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.728914"},{"key":"e_1_2_1_10_1","unstructured":"Dwivedi B. K. Kumar A. and Balakrishnan M. 2003. Synthesis of application specific multiprocessor architectures for process networks. Tech. Rep. Department of Computer Science and Engineering Indian Institute of Technology Delhi India. Dwivedi B. K. Kumar A. and Balakrishnan M. 2003. Synthesis of application specific multiprocessor architectures for process networks. Tech. Rep. Department of Computer Science and Engineering Indian Institute of Technology Delhi India."},{"volume-title":"Proceedings of the 13th Symposium on Integrated Circuits ad Systems Design","author":"Engels D.","key":"e_1_2_1_11_1"},{"volume-title":"Proceeding of the International Conference on Computer-Aided Design","author":"Ernst R.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.766725"},{"key":"e_1_2_1_14_1","unstructured":"GLPK. 1996. GNU linear programming kit. http:\/\/www.gnu.org\/SW\/glpk\/glpk.html. GLPK. 1996. GNU linear programming kit. http:\/\/www.gnu.org\/SW\/glpk\/glpk.html."},{"volume-title":"Proceedings of the 16th International Conference on VLSI Design","author":"Gupta S.","key":"e_1_2_1_15_1"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.599897"},{"volume-title":"WIP Proceedings of the Euromicro Conference on Real-Time Systems","author":"Hamann A.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2004.823467"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2002.804320"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(87)90035-9"},{"volume-title":"Proceedings of the International Workshop on Hardware-Software Codesign","author":"Hou J.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045098"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370576"},{"volume-title":"Proceedings of the IFIP Congress. The Netherlands, North-Holland","year":"1974","author":"Kahn G.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842912"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"volume-title":"Proceedings of the Hardware\/Software Codesign","author":"Knudsen P. V.","key":"e_1_2_1_27_1"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design","author":"Lahiri K.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design","author":"Li Y. S.","key":"e_1_2_1_30_1"},{"volume-title":"Proceedings of the International Conference on Computer Aided Design","author":"Lieverse P.","key":"e_1_2_1_31_1"},{"volume-title":"Proceedings of the Conference on Software-Enabled Control: Information Technology for Dynamical Systems, T. Samad and G. Balas, Eds. Wiley-IEEE Press","author":"Liu X.","key":"e_1_2_1_32_1"},{"key":"e_1_2_1_33_1","unstructured":"MaxSim. 1998. Arm RealView MaxSim. http:\/\/www.arm.com. MaxSim. 1998. Arm RealView MaxSim. http:\/\/www.arm.com."},{"volume-title":"Proc. IEEE, 349--365","author":"Micheli G. D.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","unstructured":"MOTIF. 1995. Open Motif. http:\/\/www.opengroup.org\/openmotif. MOTIF. 1995. Open Motif. http:\/\/www.opengroup.org\/openmotif."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/301177.301524"},{"volume-title":"Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing","author":"Pankert M.","key":"e_1_2_1_37_1"},{"volume-title":"Synopsys User Group Conference","year":"2002","author":"Pasricha S.","key":"e_1_2_1_38_1"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118309"},{"volume-title":"Proceedings of the Conference on Application-Specific Systems and Architecture Processors","author":"Pasricha S.","key":"e_1_2_1_40_1"},{"key":"e_1_2_1_41_1","unstructured":"Patel H. D. and Shukla S. K. 2004. SystemC Kernel Extensions for Heterogeneous System Modeling: A Framework for Multi-MoC Modeling and Simulation. Kluwer Academic Norwell MA. Patel H. D. and Shukla S. K. 2004. SystemC Kernel Extensions for Heterogeneous System Modeling: A Framework for Multi-MoC Modeling and Simulation. Kluwer Academic Norwell MA."},{"key":"e_1_2_1_42_1","unstructured":"Peace. 2006. PeaCE codesign environment. http:\/\/peace.snu.ac.kr\/research\/peace. Peace. 2006. PeaCE codesign environment. http:\/\/peace.snu.ac.kr\/research\/peace."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.963445"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(92)90017-H"},{"key":"e_1_2_1_46_1","unstructured":"Printz H. 1991. Automatic mapping of large signal processing systems to a parallel machine. Tech. Memo. CMU-CS-91-101 School of Computer Science Carnegie-Mellon University. Printz H. 1991. Automatic mapping of large signal processing systems to a parallel machine. Tech. Memo. CMU-CS-91-101 School of Computer Science Carnegie-Mellon University."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310073"},{"key":"e_1_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Shor P. W. 1998. Quantum computing. Documenta Mathematica Extra Volume ICM 467--486. Shor P. W. 1998. Quantum computing. Documenta Mathematica Extra Volume ICM 467--486.","DOI":"10.4171\/dms\/1-1\/16"},{"key":"e_1_2_1_49_1","unstructured":"SUIF1. 1996. The SUIF 1.x compiler system. http:\/\/suif.stanford.edu\/suif\/suif1\/index.html. SUIF1. 1996. The SUIF 1.x compiler system. http:\/\/suif.stanford.edu\/suif\/suif1\/index.html."},{"key":"e_1_2_1_50_1","unstructured":"SystemC. 2005. Open SystemC Initiative. http:\/\/www. systemc.org. SystemC. 2005. Open SystemC Initiative. http:\/\/www. systemc.org."},{"key":"e_1_2_1_51_1","unstructured":"TEAK. 2003. CEVA DSP cores. http:\/\/www.ceva-dsp.com. TEAK. 2003. CEVA DSP cores. http:\/\/www.ceva-dsp.com."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371665"},{"key":"e_1_2_1_53_1","unstructured":"Yen T.--Y. 1996. Hardware-Software cosynthesis of distributed embedded systems. Ph.D. dissertation Department Princeton University Princeton NJ. Yen T.--Y. 1996. Hardware-Software cosynthesis of distributed embedded systems. Ph.D. dissertation Department Princeton University Princeton NJ."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118503"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1297666.1297683","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1297666.1297683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:15Z","timestamp":1750254975000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1297666.1297683"}},"subtitle":["System-on-chip design AcceLerator"],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":54,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,1]]}},"alternative-id":["10.1145\/1297666.1297683"],"URL":"https:\/\/doi.org\/10.1145\/1297666.1297683","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2008,1]]},"assertion":[{"value":"2007-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-02-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}