{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:10:37Z","timestamp":1763467837903,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,12,3]],"date-time":"2007-12-03T00:00:00Z","timestamp":1196640000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,12,3]]},"DOI":"10.1145\/1323548.1323571","type":"proceedings-article","created":{"date-parts":[[2007,12,7]],"date-time":"2007-12-07T19:19:41Z","timestamp":1197055181000},"page":"127-136","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":119,"title":["Compiling PCRE to FPGA for accelerating SNORT IDS"],"prefix":"10.1145","author":[{"given":"Abhishek","family":"Mitra","sequence":"first","affiliation":[{"name":"University of California, Riverside, CA"}]},{"given":"Walid","family":"Najjar","sequence":"additional","affiliation":[{"name":"University of California, Riverside, CA"}]},{"given":"Laxmi","family":"Bhuyan","sequence":"additional","affiliation":[{"name":"University of California, Riverside, CA"}]}],"member":"320","published-online":{"date-parts":[[2007,12,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.5"},{"key":"e_1_3_2_1_2_1","unstructured":"\"Application Layer Packet Classifier for Linux \" Justin Levandoski Ethan Sommer and Matthew Strait http:\/\/l7-filter.sourceforge.net\/.  \"Application Layer Packet Classifier for Linux \" Justin Levandoski Ethan Sommer and Matthew Strait http:\/\/l7-filter.sourceforge.net\/."},{"volume-title":"ARC 2006:  413--418","author":"Bloom Filter Based Intrusion Automatic Compilation","key":"e_1_3_2_1_3_1","unstructured":"\" Automatic Compilation Framework for Bloom Filter Based Intrusion Detection,\" Dinesh C. Suresh , Zhi Guo , Betul Buyukkurt , Walid A. Najjar , ARC 2006: 413--418 . \"Automatic Compilation Framework for Bloom Filter Based Intrusion Detection,\" Dinesh C. Suresh, Zhi Guo, Betul Buyukkurt, Walid A. Najjar, ARC 2006: 413--418."},{"key":"e_1_3_2_1_4_1","unstructured":"SNORT IDS homepage \"http:\/\/snort.org\"  SNORT IDS homepage \"http:\/\/snort.org\""},{"key":"e_1_3_2_1_5_1","unstructured":"BRO IDS homepage \"http:\/\/bro-ids.org\/Overview.html\"  BRO IDS homepage \"http:\/\/bro-ids.org\/Overview.html\""},{"key":"e_1_3_2_1_6_1","unstructured":"Perl Compatible Regular Expressions(PCRE) library \"ftp.csx.cam.ac.uk\/pub\/software\/programming\/pcre\"  Perl Compatible Regular Expressions(PCRE) library \"ftp.csx.cam.ac.uk\/pub\/software\/programming\/pcre\""},{"key":"e_1_3_2_1_7_1","unstructured":"Zachary K. Baker Viktor K. Prasanna \"A Methodology for the Synthesis of Efficient Intrusion Detection Systems on FPGAs\" Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004.   Zachary K. Baker Viktor K. Prasanna \"A Methodology for the Synthesis of Efficient Intrusion Detection Systems on FPGAs\" Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065641"},{"key":"e_1_3_2_1_9_1","first-page":"452","volume-title":"Mangione-Smith, \"Specialized Hardware for Deep Network Packet Filtering,\" in Proceedings of 12th Conference on Field Programmable Logic and Applications","author":"Cho Young H.","year":"2002","unstructured":"Young H. Cho , Shiva Navab , and William H . Mangione-Smith, \"Specialized Hardware for Deep Network Packet Filtering,\" in Proceedings of 12th Conference on Field Programmable Logic and Applications 2002 , pp. 452 -- 461 , Springer-Verlag . Young H. Cho, Shiva Navab, and William H. Mangione-Smith, \"Specialized Hardware for Deep Network Packet Filtering,\" in Proceedings of 12th Conference on Field Programmable Logic and Applications 2002, pp. 452--461, Springer-Verlag."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185360"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.7"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1159913.1159952"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968312"},{"key":"e_1_3_2_1_14_1","unstructured":"James Moscola and John Lockwood and Ronald Loui and Michael Pachos \"Implementation of a Content-Scanning Module for an Internet Firewall\" in Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) 2003.   James Moscola and John Lockwood and Ronald Loui and Michael Pachos \"Implementation of a Content-Scanning Module for an Internet Firewall\" in Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) 2003."},{"key":"e_1_3_2_1_15_1","first-page":"19","volume-title":"Proceedings of IEC DesignCon'01","author":"Lockwood John","year":"2001","unstructured":"John Lockwood , \"An open platform for development of network processing modules in reprogrammable hardware \", In Proceedings of IEC DesignCon'01 , pages WB- 19 , Santa Clara, CA , Jan. 2001 . John Lockwood, \"An open platform for development of network processing modules in reprogrammable hardware\", In Proceedings of IEC DesignCon'01, pages WB-19, Santa Clara, CA, Jan. 2001."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360304"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1058426.1058885"},{"key":"e_1_3_2_1_18_1","volume-title":"automation and test in Europe","author":"Lin Cheng-Hung","year":"2006","unstructured":"Cheng-Hung Lin and Chih-Tsun Huang and Chang-Ping Jiang and Shih-Chieh Chang , \" Optimization of regular expression pattern matching circuits on FPGA,\" in Proceedings of the conference on Design , automation and test in Europe 2006 . Cheng-Hung Lin and Chih-Tsun Huang and Chang-Ping Jiang and Shih-Chieh Chang, \"Optimization of regular expression pattern matching circuits on FPGA,\" in Proceedings of the conference on Design, automation and test in Europe 2006."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2005.30"},{"key":"e_1_3_2_1_20_1","unstructured":"SGI Document Number: 007-4718-006 \"Reconfigurable Application-Specific Computing User's Guide\" \"http:\/\/techpubs.sgi.com\"  SGI Document Number: 007-4718-006 \"Reconfigurable Application-Specific Computing User's Guide\" \"http:\/\/techpubs.sgi.com\""},{"key":"e_1_3_2_1_21_1","volume-title":"Tomko, \"Saving Power by Mapping Finite-State Machines into Embedded Memory Blocks in FPGAs,\" in Proceedings of the conference on Design, automation and test in Europe","author":"Tiwari Anurag","year":"2004","unstructured":"Anurag Tiwari and Karen A . Tomko, \"Saving Power by Mapping Finite-State Machines into Embedded Memory Blocks in FPGAs,\" in Proceedings of the conference on Design, automation and test in Europe 2004 . Anurag Tiwari and Karen A. Tomko, \"Saving Power by Mapping Finite-State Machines into Embedded Memory Blocks in FPGAs,\" in Proceedings of the conference on Design, automation and test in Europe 2004."},{"key":"e_1_3_2_1_22_1","volume-title":"Cardoso and Stamatis Vassiliadis, \"Synthesis of Regular Expressions Targeting FPGAs: Current Status and Open Issues.,\" in Proceedings of ARC","author":"Bispo Jo\u00e3o","year":"2007","unstructured":"Jo\u00e3o Bispo and Ioannis Sourdis and Jo\u00e3o M. P . Cardoso and Stamatis Vassiliadis, \"Synthesis of Regular Expressions Targeting FPGAs: Current Status and Open Issues.,\" in Proceedings of ARC 2007 . Jo\u00e3o Bispo and Ioannis Sourdis and Jo\u00e3o M. P. Cardoso and Stamatis Vassiliadis, \"Synthesis of Regular Expressions Targeting FPGAs: Current Status and Open Issues.,\" in Proceedings of ARC 2007."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0131-0"}],"event":{"name":"ANCS07: Symposium on Architecture for Networking and Communications Systems","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication","ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Orlando Florida USA","acronym":"ANCS07"},"container-title":["Proceedings of the 3rd ACM\/IEEE Symposium on Architecture for networking and communications systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1323548.1323571","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1323548.1323571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:14Z","timestamp":1750254974000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1323548.1323571"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12,3]]},"references-count":23,"alternative-id":["10.1145\/1323548.1323571","10.1145\/1323548"],"URL":"https:\/\/doi.org\/10.1145\/1323548.1323571","relation":{},"subject":[],"published":{"date-parts":[[2007,12,3]]},"assertion":[{"value":"2007-12-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}