{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T05:37:17Z","timestamp":1771997837543,"version":"3.50.1"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC94-2200-E-007-012"],"award-info":[{"award-number":["NSC94-2200-E-007-012"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2008,1]]},"abstract":"<jats:p>To construct a reversible sequential circuit, reversible sequential elements are required. This work presents novel designs of reversible sequential elements such as the D latch, JK latch, and T latch. Based on these reversible latches, we construct the designs of the corresponding flip-flops. Then we further discuss the physical implementations of our designs based on electron waveguide Y-branch switch technology. Test costs, including test generation and test application, of reversible sequential circuits with these reversible flip-flops are also discussed. Compared with previous work, the implementation cost of our new designs, including the number of gates and the number of garbage outputs, is significantly reduced. The number of gates in our designs is 47.4% of the designs in previous work on average. The number of garbage outputs in our designs is 25% of the designs in previous work on average.<\/jats:p>","DOI":"10.1145\/1324177.1324181","type":"journal-article","created":{"date-parts":[[2008,2,8]],"date-time":"2008-02-08T15:32:16Z","timestamp":1202484736000},"page":"1-19","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["Synthesis of reversible sequential elements"],"prefix":"10.1145","volume":"3","author":[{"given":"Min-Lun","family":"Chuang","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Taiwan, ROC"}]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Taiwan, ROC"}]}],"member":"320","published-online":{"date-parts":[[2008,1,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062270"},{"key":"e_1_2_1_3_1","unstructured":"Forsberg E. 2003. Electronic and photonic quantum devices. PhD thesis Royal Institute of Technology.  Forsberg E. 2003. Electronic and photonic quantum devices. PhD thesis Royal Institute of Technology."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/4\/034"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062328"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.84"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996789"},{"key":"e_1_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Knill E. Laflamme R. and Milburn G. J. 2001. A scheme for efficient quantum computation with linear optics.Nature 46--52.  Knill E. Laflamme R. and Milburn G. J. 2001. A scheme for efficient quantum computation with linear optics.Nature 46--52.","DOI":"10.1038\/35051009"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/42244"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of 6th International Symposium on Representations and Methodology of Future Computing Technologies. 162--170","author":"Maslov D."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/2\/007"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/7\/4\/004"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1186906"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"key":"e_1_2_1_17_1","unstructured":"Nielsen M. and Chuang I. 2000. Quantum Computation and Quantum Information. Cambridge University Press.   Nielsen M. and Chuang I. 2000. Quantum Computation and Quantum Information. Cambridge University Press."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.355231"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the IEEE VLSI Test Symposium. 410--416","author":"Patel K. N."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of Reed-Muller Workshop. 119--138","author":"Perkowski M."},{"key":"e_1_2_1_21_1","first-page":"241","article-title":"Multi-valued sequential logic design using Fredkin gates","volume":"1","author":"Picton P.","year":"1996","journal-title":"Multiple-Val. Logic J."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692817"},{"key":"e_1_2_1_23_1","unstructured":"Schrom G. 1998. Ultra-low-power CMOS technology. PhD thesis Technischen Universitat Wien.  Schrom G. 1998. Ultra-low-power CMOS technology. PhD thesis Technischen Universitat Wien."},{"key":"e_1_2_1_24_1","unstructured":"Shahin N. 2005. Testing Reversible Circuits. University of Southern California Press Los Angeles CA.  Shahin N. 2005. Testing Reversible Circuits. University of Southern California Press Los Angeles CA."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of Military and Aerospace Programmable Logic Devices International Conference.","author":"Thapliyal H."},{"key":"e_1_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Toffoli T. 1980. Reversible computing. Tech rep. MIT\/LCS\/TM-151 MIT Lab for Computer Science.  Toffoli T. 1980. Reversible computing. Tech rep. MIT\/LCS\/TM-151 MIT Lab for Computer Science.","DOI":"10.21236\/ADA082021"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675879"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120777"},{"key":"e_1_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Zhirnov V. V. Cavin R. K. Hutchby J. A. and Bourianoff G. I. 2003. Limits to binary logic switch scaling---A Gedanken model. In Proceedings of the IEEE 1934--1939.  Zhirnov V. V. Cavin R. K. Hutchby J. A. and Bourianoff G. I. 2003. Limits to binary logic switch scaling---A Gedanken model. In Proceedings of the IEEE 1934--1939.","DOI":"10.1109\/JPROC.2003.818324"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1324177.1324181","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1324177.1324181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:15Z","timestamp":1750254975000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1324177.1324181"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":30,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,1]]}},"alternative-id":["10.1145\/1324177.1324181"],"URL":"https:\/\/doi.org\/10.1145\/1324177.1324181","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1]]},"assertion":[{"value":"2006-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-01-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}