{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:36Z","timestamp":1750307796297,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,16]],"date-time":"2007-09-16T00:00:00Z","timestamp":1189900800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,16]]},"DOI":"10.1145\/1327171.1327182","type":"proceedings-article","created":{"date-parts":[[2008,1,3]],"date-time":"2008-01-03T18:13:30Z","timestamp":1199384010000},"page":"89-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Broadcast filtering-aware task assignment techniques for low-power MPSoCs"],"prefix":"10.1145","author":[{"given":"Chun-Mok","family":"Chung","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihong","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,9,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.239"},{"key":"e_1_3_2_1_2_1","unstructured":"D. Courtright \"MIPS32 M4K core for multi-CPU applications \" Embedded processors forum Apr. 2002.  D. Courtright \"MIPS32 M4K core for multi-CPU applications \" Embedded processors forum Apr. 2002."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"e_1_3_2_1_4_1","unstructured":"A. Moshovos G. Memik B. Falsafi and A. Choudhary \"Jetty: filtering snoops for reduced energy consumption in SMP servers \" HPCA Jan. 2001.   A. Moshovos G. Memik B. Falsafi and A. Choudhary \"Jetty: filtering snoops for reduced energy consumption in SMP servers \" HPCA Jan. 2001."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228818"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"e_1_3_2_1_7_1","unstructured":"C. Saldanha and M. Lipasti \"Power efficient cache coherence \" Workshop on memory performance issues June 2001.  C. Saldanha and M. Lipasti \"Power efficient cache coherence \" Workshop on memory performance issues June 2001."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.21"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748197"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.992764"},{"key":"e_1_3_2_1_11_1","unstructured":"R. Lu and C. K. Koh \"A high performance bus communication architecture through bus splitting \" ASP-DAC Jan. 2004.   R. Lu and C. K. Koh \"A high performance bus communication architecture through bus splitting \" ASP-DAC Jan. 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118311"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1137\/1014035"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675756"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676925"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357982"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"volume-title":"Inc.","year":"1996","author":"Nicols B.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","unstructured":"Red Hat Inc. \"eCos \" http:\/\/ecos.sourceware.org\/  Red Hat Inc. \"eCos \" http:\/\/ecos.sourceware.org\/"},{"key":"e_1_3_2_1_20_1","unstructured":"J. J. Labrosse MicroC\/OS-II CMP Books 1999.   J. J. Labrosse MicroC\/OS-II CMP Books 1999."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"D. Kim S. Ha and R. Gupta \"CATS: Cycle accurate transaction-driven simulation with multiple processor simulators \" DATE Apr. 2007.   D. Kim S. Ha and R. Gupta \"CATS: Cycle accurate transaction-driven simulation with multiple processor simulators \" DATE Apr. 2007.","DOI":"10.1109\/DATE.2007.364685"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"D. Burget and T. Austin \"The SimpleScalar tool set version 4.0 \" http:\/\/www.simplescalar.com.  D. Burget and T. Austin \"The SimpleScalar tool set version 4.0 \" http:\/\/www.simplescalar.com.","DOI":"10.1145\/1054907.1054909"},{"key":"e_1_3_2_1_23_1","unstructured":"ARM \"MPCore multiprocessor technical reference manual \" ARM DDI 0360A Feb. 2005.  ARM \"MPCore multiprocessor technical reference manual \" ARM DDI 0360A Feb. 2005."},{"key":"e_1_3_2_1_24_1","unstructured":"D. E. Culler J. P. Singh and A. Gupta Parallel computer architecture: a hardware\/software approach Morgan Kaufmann publishers 1999.   D. E. Culler J. P. Singh and A. Gupta Parallel computer architecture: a hardware\/software approach Morgan Kaufmann publishers 1999."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_26_1","unstructured":"E. D. Tailiard and L. M. Gambardella \"Adaptive memories for the quadratic assignment problem \" Technical report IDSIA-87-97 Oct. 1997.   E. D. Tailiard and L. M. Gambardella \"Adaptive memories for the quadratic assignment problem \" Technical report IDSIA-87-97 Oct. 1997."},{"key":"e_1_3_2_1_27_1","unstructured":"P. Shivakumar and N. P. Jouppi \"CACTI 3.0: an integrated cache timing power and area model \" WRL research report 2001\/2 Aug. 2001.  P. Shivakumar and N. P. Jouppi \"CACTI 3.0: an integrated cache timing power and area model \" WRL research report 2001\/2 Aug. 2001."}],"event":{"name":"PACT07: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Brasov Romania","acronym":"PACT07"},"container-title":["Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1327171.1327182","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1327171.1327182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:25Z","timestamp":1750254985000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1327171.1327182"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,16]]},"references-count":27,"alternative-id":["10.1145\/1327171.1327182","10.1145\/1327171"],"URL":"https:\/\/doi.org\/10.1145\/1327171.1327182","relation":{},"subject":[],"published":{"date-parts":[[2007,9,16]]},"assertion":[{"value":"2007-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}