{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:32:24Z","timestamp":1761647544833,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,9,16]],"date-time":"2007-09-16T00:00:00Z","timestamp":1189900800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,9,16]]},"DOI":"10.1145\/1327171.1327184","type":"proceedings-article","created":{"date-parts":[[2008,1,3]],"date-time":"2008-01-03T18:13:30Z","timestamp":1199384010000},"page":"105-112","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":36,"title":["Analysis of static and dynamic energy consumption in NUCA caches"],"prefix":"10.1145","author":[{"given":"Alessandro","family":"Bardine","sequence":"first","affiliation":[{"name":"Universit\u00e0 di Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierfrancesco","family":"Foglia","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giacomo","family":"Gabrielli","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cosimo Antonio","family":"Prete","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,9,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261393"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859476"},{"key":"e_1_3_2_1_5_1","unstructured":"Standard Performance Evaluation Corporation. {Online}. Available: http:\/\/www.spec.org\/cpu2000\/. Standard Performance Evaluation Corporation. {Online}. Available: http:\/\/www.spec.org\/cpu2000\/."},{"key":"e_1_3_2_1_6_1","unstructured":"NAS Parallel Benchmarks. {Online}. Available: http:\/\/www.nas.nasa.gov\/Resources\/Software\/npb.html. NAS Parallel Benchmarks. {Online}. Available: http:\/\/www.nas.nasa.gov\/Resources\/Software\/npb.html."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1179895"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250708"},{"key":"e_1_3_2_1_10_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste N.","year":"2004","unstructured":"N. Weste , and D. Harris , CMOS VLSI Design: A Circuits and Systems Perspective ( 3 rd edition), Addison Wesley , New York , 2004 . N. Weste, and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective (3rd edition), Addison Wesley, New York, 2004.","edition":"3"},{"key":"e_1_3_2_1_11_1","unstructured":"Berkeley Predictive Technology Model {Online}. Available: http:\/\/www.eas.asu.edu\/~ptm\/. Berkeley Predictive Technology Model {Online}. Available: http:\/\/www.eas.asu.edu\/~ptm\/."},{"key":"e_1_3_2_1_12_1","unstructured":"Micron 1 GB DDR2 SDRAM Module Datasheet. {Online}. Available: http:\/\/www.micron.com. Micron 1 GB DDR2 SDRAM Module Datasheet. {Online}. Available: http:\/\/www.micron.com."},{"key":"e_1_3_2_1_13_1","first-page":"288","volume-title":"Proceedings of Asia and South Pacific Design Automation Conference 2002","author":"Delaluz V.","year":"2002","unstructured":"V. Delaluz , Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories\" , Proceedings of Asia and South Pacific Design Automation Conference 2002 , pp. 288 -- 293 , Bangalore, India , January 2002 . V. Delaluz, et al., \"Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories\", Proceedings of Asia and South Pacific Design Automation Conference 2002, pp. 288--293, Bangalore, India, January 2002."},{"key":"e_1_3_2_1_14_1","volume-title":"HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects","author":"Zhang Y.","year":"2003","unstructured":"Y. Zhang , , \" HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects \", University of Virginia , Department of Computer Science Technical Report, CS- 2003 -05, March 2003. Y. Zhang, et al., \"HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects\", University of Virginia, Department of Computer Science Technical Report, CS-2003-05, March 2003."},{"key":"e_1_3_2_1_15_1","volume-title":"Execution-Driven Alpha 21264 Simulator\"","author":"Desikan R.","year":"2001","unstructured":"R. Desikan , , \" Sim-alpha: a Validated , Execution-Driven Alpha 21264 Simulator\" , University of Texas at Austin , Department of Computer Sciences Technical Report, TR-01-23, 2001 . R. Desikan, et al., \"Sim-alpha: a Validated, Execution-Driven Alpha 21264 Simulator\", University of Texas at Austin, Department of Computer Sciences Technical Report, TR-01-23, 2001."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/846214.846656"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545218"},{"key":"e_1_3_2_1_18_1","first-page":"55","volume-title":"Proceedings of the 30th International Symposium on Microarchitecture","author":"Chisti Z.","year":"2003","unstructured":"Z. Chisti , M. D. Powell , and T. N. Vijaykumar , \" Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures \", Proceedings of the 30th International Symposium on Microarchitecture , pp. 55 -- 66 , San Diego, CA, USA , Dec. 2003 . Z. Chisti, M. D. Powell, and T. N. Vijaykumar, \"Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures\", Proceedings of the 30th International Symposium on Microarchitecture, pp. 55--66, San Diego, CA, USA, Dec. 2003."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346209"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812370"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_25_1","first-page":"219","volume-title":"Proceedings of the 35th Annual International Symposium on Microarchitecture","author":"Kim N. S.","year":"2002","unstructured":"N. S. Kim , Drowsy Instruction Caches : Leakage Power Reduction Using Dynamic Voltage Scaling and Cache Sub-bank Prediction \", Proceedings of the 35th Annual International Symposium on Microarchitecture , pp. 219 -- 230 , Instanbul, Turkey , Nov. 2002 . N. S. Kim, et al., \"Drowsy Instruction Caches: Leakage Power Reduction Using Dynamic Voltage Scaling and Cache Sub-bank Prediction\", Proceedings of the 35th Annual International Symposium on Microarchitecture, pp. 219--230, Instanbul, Turkey, Nov. 2002."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089008.1089009"},{"key":"e_1_3_2_1_28_1","unstructured":"Intel Corporation Intel\u00ae Pentium\u00ae 4 Processor Extreme Edition 3.73 GHz processor specification. Datasheet available at www.intel.com.  Intel Corporation Intel\u00ae Pentium\u00ae 4 Processor Extreme Edition 3.73 GHz processor specification. Datasheet available at www.intel.com."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/876877.879190"}],"event":{"name":"PACT07: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Brasov Romania","acronym":"PACT07"},"container-title":["Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1327171.1327184","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1327171.1327184","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:25Z","timestamp":1750254985000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1327171.1327184"}},"subtitle":["initial results"],"short-title":[],"issued":{"date-parts":[[2007,9,16]]},"references-count":29,"alternative-id":["10.1145\/1327171.1327184","10.1145\/1327171"],"URL":"https:\/\/doi.org\/10.1145\/1327171.1327184","relation":{},"subject":[],"published":{"date-parts":[[2007,9,16]]},"assertion":[{"value":"2007-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}