{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:10:51Z","timestamp":1763467851860,"version":"3.41.0"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2008,1]]},"abstract":"<jats:p>Efficiently exploring exponential-size architectural design spaces with many interacting parameters remains an open problem: the sheer number of experiments required renders detailed simulation intractable. We attack this via an automated approach that builds accurate predictive models. We simulate sampled points, using results to teach our models the function describing relationships among design parameters. The models can be queried and are very fast, enabling efficient design tradeoff discovery. We validate our approach via two uniprocessor sensitivity studies, predicting IPC with only 1--2% error. In an experimental study using the approach, training on 1% of a 250-K-point CMP design space allows our models to predict performance with only 4--5% error. Our predictive modeling combines well with techniques that reduce the time taken by each simulation experiment, achieving net time savings of three-four orders of magnitude.<\/jats:p>","DOI":"10.1145\/1328195.1328196","type":"journal-article","created":{"date-parts":[[2008,2,8]],"date-time":"2008-02-08T15:32:16Z","timestamp":1202484736000},"page":"1-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":47,"title":["Efficient architectural design space exploration via predictive modeling"],"prefix":"10.1145","volume":"4","author":[{"given":"Engin","family":"Ipek","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, New York"}]},{"given":"Sally A.","family":"McKee","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, New York"}]},{"given":"Karan","family":"Singh","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, New York"}]},{"given":"Rich","family":"Caruana","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, New York"}]},{"given":"Bronis R. de","family":"Supinski","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory, Livermore, California"}]},{"given":"Martin","family":"Schulz","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory, Livermore, California"}]}],"member":"320","published-online":{"date-parts":[[2008,1,30]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1994.374603"},{"key":"e_1_2_1_2_1","volume-title":"Proc. International Neural Network Society Conference. 510--515","author":"Bigus J.","year":"1994","unstructured":"Bigus , J. 1994 b. Computer system performance modeling using neural networks . In Proc. International Neural Network Society Conference. 510--515 . Bigus, J. 1994b. Computer system performance modeling using neural networks. In Proc. International Neural Network Society Conference. 510--515."},{"key":"e_1_2_1_3_1","unstructured":"Borkar S. Dubey P. Kahn K. Kuck D. Mulder H. Pawlowski S. and Rattner J. 2006. Platform 2015: Intel processsor and platform evolution for the next decade. White Paper Intel Corporation.  Borkar S. Dubey P. Kahn K. Kuck D. Mulder H. Pawlowski S. and Rattner J. 2006. Platform 2015: Intel processsor and platform evolution for the next decade. White Paper Intel Corporation."},{"volume-title":"Power Driven Microarchitecture Workshop.","author":"Cai G.","key":"e_1_2_1_4_1","unstructured":"Cai , G. , Chow , K. , Nakanishi , T. , Hall , J. , and Barany , M . 1998. Multivariate power\/performance analysis for high performance mobile microprocessor design . In Power Driven Microarchitecture Workshop. Cai, G., Chow, K., Nakanishi, T., Hall, J., and Barany, M. 1998. Multivariate power\/performance analysis for high performance mobile microprocessor design. In Power Driven Microarchitecture Workshop."},{"volume-title":"Proc. Neural Information Processing Systems Conference.","author":"Caruana R.","key":"e_1_2_1_5_1","unstructured":"Caruana , R. , Lawrence , S. , and Giles , C . 2000. Overfitting in neural nets: Backpropagation, conjugate gradient, and early stopping . In Proc. Neural Information Processing Systems Conference. Caruana, R., Lawrence, S., and Giles, C. 2000. Overfitting in neural nets: Backpropagation, conjugate gradient, and early stopping. In Proc. Neural Information Processing Systems Conference."},{"volume-title":"Intel Software Developers Conference. 84--91","author":"Chow K.","key":"e_1_2_1_6_1","unstructured":"Chow , K. and Ding , J . 1997. Multivariate analysis of Pentium Pro processor . In Intel Software Developers Conference. 84--91 . Chow, K. and Ding, J. 1997. Multivariate analysis of Pentium Pro processor. In Intel Software Developers Conference. 84--91."},{"volume-title":"Proc. IEEE International Conference on Computer Design. 468--477","author":"Conte T.","key":"e_1_2_1_7_1","unstructured":"Conte , T. , Hirsch , M. , and Menezes , K . 1996. Reducing state loss for effective trace sampling of superscalar processors . In Proc. IEEE International Conference on Computer Design. 468--477 . Conte, T., Hirsch, M., and Menezes, K. 1996. Reducing state loss for effective trace sampling of superscalar processors. In Proc. IEEE International Conference on Computer Design. 468--477."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.42"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"volume-title":"Proc. 31st IEEE\/ACM International Symposium on Computer Architecture. 350--361","author":"Eeckhout L.","key":"e_1_2_1_10_1","unstructured":"Eeckhout , L. , Bell , Jr., R. , Stougie , B. , De Bosschere , K. , and John , L . 2004. Control flow modeling in statistical simulation for accurate and efficient processor design studies . In Proc. 31st IEEE\/ACM International Symposium on Computer Architecture. 350--361 . Eeckhout, L., Bell, Jr., R., Stougie, B., De Bosschere, K., and John, L. 2004. Control flow modeling in statistical simulation for accurate and efficient processor design studies. In Proc. 31st IEEE\/ACM International Symposium on Computer Architecture. 350--361."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxh103"},{"key":"e_1_2_1_12_1","article-title":"Quantifying the impact of input data sets on program behavior and its applications","author":"Eeckhout L.","year":"2003","unstructured":"Eeckhout , L. , Vandierendonck , H. , and De Bosschere , K. 2003 a. Quantifying the impact of input data sets on program behavior and its applications . Journal of Instruction Level Parallelism 5, http:\/\/www.jilp.org\/vol5. Eeckhout, L., Vandierendonck, H., and De Bosschere, K. 2003a. Quantifying the impact of input data sets on program behavior and its applications. Journal of Instruction Level Parallelism 5, http:\/\/www.jilp.org\/vol5.","journal-title":"Journal of Instruction Level Parallelism 5, http:\/\/www.jilp.org\/vol5."},{"volume-title":"Proc. Design, Automation and Test in Europe. 351--356","author":"Eyerman S.","key":"e_1_2_1_13_1","unstructured":"Eyerman , S. , Eeckhout , L. , and Bosschere , K. D . 2006. Efficient design space exploration of high performance embedded out-of-order processors . In Proc. Design, Automation and Test in Europe. 351--356 . Eyerman, S., Eeckhout, L., and Bosschere, K. D. 2006. Efficient design space exploration of high performance embedded out-of-order processors. In Proc. Design, Automation and Test in Europe. 351--356."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1022969.1022971"},{"volume-title":"Proc. IEEE International Conference on Computer Design. 32--39","author":"Haskins J.","key":"e_1_2_1_15_1","unstructured":"Haskins , J. and Skadron , K . 2001. Minimal subset evaluation: Rapid warm-up for simulated hardware state . In Proc. IEEE International Conference on Computer Design. 32--39 . Haskins, J. and Skadron, K. 2001. Minimal subset evaluation: Rapid warm-up for simulated hardware state. In Proc. IEEE International Conference on Computer Design. 32--39."},{"volume-title":"Proc. IEEE International Symposium on Performance Analysis of Systems and Software. 195--203","author":"Haskins J.","key":"e_1_2_1_16_1","unstructured":"Haskins , J. and Skadron , K . 2003. Memory reference reuse latency: Accelerated sampled microarchitecture simulation . In Proc. IEEE International Symposium on Performance Analysis of Systems and Software. 195--203 . Haskins, J. and Skadron, K. 2003. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In Proc. IEEE International Symposium on Performance Analysis of Systems and Software. 195--203."},{"key":"e_1_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Hastie T. Tibshirani R. and Friedman J. 2001. The Elements of Statistical Learning: Data Mining Inference and Prediction. Springer Verlag New York.  Hastie T. Tibshirani R. and Friedman J. 2001. The Elements of Statistical Learning: Data Mining Inference and Prediction. Springer Verlag New York.","DOI":"10.1007\/978-0-387-21606-5"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/11549468_24"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"volume-title":"Proc. 2nd IEEE Symposium on High Performance Computer Architecture. 62--73","author":"Iyengar V.","key":"e_1_2_1_20_1","unstructured":"Iyengar , V. , Trevillyan , L. , and Bose , P . 1996. Representative traces for processor models with infinite cache . In Proc. 2nd IEEE Symposium on High Performance Computer Architecture. 62--73 . Iyengar, V., Trevillyan, L., and Bose, P. 1996. Representative traces for processor models with infinite cache. In Proc. 2nd IEEE Symposium on High Performance Computer Architecture. 62--73."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225969"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.6"},{"volume-title":"Proc. 12th IEEE Symposium on High Performance Computer Architecture. 99--108","author":"Joseph P.","key":"e_1_2_1_23_1","unstructured":"Joseph , P. , Vaswani , K. , and Thazhuthaveetil , M . 2006b. Use of linear regression models for processor performance analysis . In Proc. 12th IEEE Symposium on High Performance Computer Architecture. 99--108 . Joseph, P., Vaswani, K., and Thazhuthaveetil, M. 2006b. Use of linear regression models for processor performance analysis. In Proc. 12th IEEE Symposium on High Performance Computer Architecture. 99--108."},{"volume-title":"Proc. 31st IEEE\/ACM International Symposium on Computer Architecture. 338--349","author":"Karkhanis T.","key":"e_1_2_1_24_1","unstructured":"Karkhanis , T. and Smith , J . 2004. A 1st-order superscalar processor model . In Proc. 31st IEEE\/ACM International Symposium on Computer Architecture. 338--349 . Karkhanis, T. and Smith, J. 2004. A 1st-order superscalar processor model. In Proc. 31st IEEE\/ACM International Symposium on Computer Architecture. 338--349."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/359007.359012"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0851"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"volume-title":"Proc. 12th IEEE Symposium on High Performance Computer Architecture. 15--26","author":"Li Y.","key":"e_1_2_1_31_1","unstructured":"Li , Y. , Lee , B. , Brooks , D. , Hu , Z. , and Skadron , K . 2006. CMP design space exploration subject to physical constraints . In Proc. 12th IEEE Symposium on High Performance Computer Architecture. 15--26 . Li, Y., Lee, B., Brooks, D., Hu, Z., and Skadron, K. 2006. CMP design space exploration subject to physical constraints. In Proc. 12th IEEE Symposium on High Performance Computer Architecture. 15--26."},{"key":"e_1_2_1_32_1","unstructured":"Martonosi M. and Skadron K. 2001. NSF computer performance evaluation workshop: Summary and action items. http:\/\/www.princeton.edu\/~mrm\/nsf_sim_final.pdf.  Martonosi M. and Skadron K. 2001. NSF computer performance evaluation workshop: Summary and action items. http:\/\/www.princeton.edu\/~mrm\/nsf_sim_final.pdf."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/s005210070024"},{"volume-title":"Machine Learning","author":"Mitchell T.","key":"e_1_2_1_34_1","unstructured":"Mitchell , T. 1997. Machine Learning . WCB\/McGraw Hill , Boston, MA . Mitchell, T. 1997. Machine Learning. WCB\/McGraw Hill, Boston, MA."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996599"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065590"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192730"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339656"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430555"},{"volume-title":"Knowledge-based training of artificial neural networks for autonomous robot driving","author":"Pomerleau D.","key":"e_1_2_1_40_1","unstructured":"Pomerleau , D. 1993. Knowledge-based training of artificial neural networks for autonomous robot driving . In Robot Learning, J. Connell and S. Mahadevan, Eds. Kluwer Academic Publ. , Boston, MA . 19--43. Pomerleau, D. 1993. Knowledge-based training of artificial neural networks for autonomous robot driving. In Robot Learning, J. Connell and S. Mahadevan, Eds. Kluwer Academic Publ., Boston, MA. 19--43."},{"volume-title":"Intel multi-core processors: Making the move to quad-core and beyond. White Paper","author":"Ramanathan R.","key":"e_1_2_1_41_1","unstructured":"Ramanathan , R. 2006. Intel multi-core processors: Making the move to quad-core and beyond. White Paper , Intel Corporation . Ramanathan, R. 2006. Intel multi-core processors: Making the move to quad-core and beyond. White Paper, Intel Corporation."},{"volume-title":"Proc. ACM\/IEEE Design, Automation and Test in Europe Conference and Exposition. 10504--10509","author":"Rapaka V.","key":"e_1_2_1_42_1","unstructured":"Rapaka , V. and Marculescu , D . 2003. Pre-characterization free, efficient power\/performance analysis of embedded and general purpose software applications . In Proc. ACM\/IEEE Design, Automation and Test in Europe Conference and Exposition. 10504--10509 . Rapaka, V. and Marculescu, D. 2003. Pre-characterization free, efficient power\/performance analysis of embedded and general purpose software applications. In Proc. ACM\/IEEE Design, Automation and Test in Europe Conference and Exposition. 10504--10509."},{"key":"e_1_2_1_43_1","unstructured":"Renau J. 2002. SESC. http:\/\/sesc.sourceforge.net\/index.html.  Renau J. 2002. SESC. http:\/\/sesc.sourceforge.net\/index.html."},{"volume-title":"Proc. 17th International Joint Conference on Artificial Intelligence. 911--920","author":"Saar-Tsechansky M.","key":"e_1_2_1_44_1","unstructured":"Saar-Tsechansky , M. and Provost , F . 2001. Active learning for class probability estimation and ranking . In Proc. 17th International Joint Conference on Artificial Intelligence. 911--920 . Saar-Tsechansky, M. and Provost, F. 2001. Active learning for class probability estimation and ranking. In Proc. 17th International Joint Conference on Artificial Intelligence. 911--920."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/203330.203343"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1007\/11587514_5"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1071690.1064278"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"volume-title":"Proc. 9th IEEE Symposium on High Performance Computer Architecture. 281--291","author":"Yi J.","key":"e_1_2_1_52_1","unstructured":"Yi , J. , Lilja , D. , and Hawkins , D . 2003. A statistically-rigorous approach for improving simulation methodology . In Proc. 9th IEEE Symposium on High Performance Computer Architecture. 281--291 . Yi, J., Lilja, D., and Hawkins, D. 2003. A statistically-rigorous approach for improving simulation methodology. In Proc. 9th IEEE Symposium on High Performance Computer Architecture. 281--291."},{"volume-title":"Proc. IEEE International Symposium on Workload Characterization. 150--159","author":"Yoo R.","key":"e_1_2_1_53_1","unstructured":"Yoo , R. , Lee , H. , Chow , K. , and Lee , H . 2006. Constructing a non-linear model with neural networks for workload characterization . In Proc. IEEE International Symposium on Workload Characterization. 150--159 . Yoo, R., Lee, H., Chow, K., and Lee, H. 2006. Constructing a non-linear model with neural networks for workload characterization. In Proc. IEEE International Symposium on Workload Characterization. 150--159."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/605521.605524"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1328195.1328196","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1328195.1328196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:21Z","timestamp":1750254981000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1328195.1328196"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":54,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,1]]}},"alternative-id":["10.1145\/1328195.1328196"],"URL":"https:\/\/doi.org\/10.1145\/1328195.1328196","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2008,1]]},"assertion":[{"value":"2006-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-01-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}