{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:22Z","timestamp":1750307782297,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,11,11]],"date-time":"2007-11-11T00:00:00Z","timestamp":1194739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,11,11]]},"DOI":"10.1145\/1328554.1328561","type":"proceedings-article","created":{"date-parts":[[2008,1,18]],"date-time":"2008-01-18T20:04:38Z","timestamp":1200686678000},"page":"11-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Performance bounds of partial run-time reconfiguration in high-performance reconfigurable computing"],"prefix":"10.1145","author":[{"given":"Esam","family":"El-Araby","sequence":"first","affiliation":[{"name":"The George Washington University, Washington, DC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"The George Washington University, Washington, DC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tarek","family":"El-Ghazawi","sequence":"additional","affiliation":[{"name":"The George Washington University, Washington, DC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,11,11]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"007","article-title":"SRC Carte#8482;","volume":"2","author":"Computers SRC","year":"2006","unstructured":"SRC Computers , Inc. , \" SRC Carte#8482; C Programming Environment v 2 .2 Guide (SRC- 007 - 018 )\", August 2006 . SRC Computers, Inc., \"SRC Carte#8482; C Programming Environment v2.2 Guide (SRC-007-18)\", August 2006.","journal-title":"C Programming Environment"},{"key":"e_1_3_2_1_2_1","unstructured":"Silicon Graphics Inc. \"Reconfigurable Application-Specific Computing User's Guide (007-4718-005)\" January 2007.  Silicon Graphics Inc. \"Reconfigurable Application-Specific Computing User's Guide (007-4718-005)\" January 2007."},{"key":"e_1_3_2_1_3_1","unstructured":"Cray Inc. \"Cray XD1#8482; FPGA Development (S-6400-14)\" 2006.  Cray Inc. \"Cray XD1#8482; FPGA Development (S-6400-14)\" 2006."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.04.001"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.5"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117261"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568548"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568568"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393309"},{"key":"e_1_3_2_1_10_1","volume-title":"Engineering of Reconfigurable Systems and Algorithms","author":"Buell D. A.","year":"2004","unstructured":"D. A. Buell , J. P. Davis , G. Quan , S. Akella , S. Devarkal , P. Kancharla , E. A. Michalski , and H. A. Wake , \" Experiences with a reconfigurable computer,\" Proceedings , Engineering of Reconfigurable Systems and Algorithms , Las Vegas , Nevada , 21--24 June 2004 . D. A. Buell, J. P. Davis, G. Quan, S. Akella, S. Devarkal, P. Kancharla, E. A. Michalski, and H. A. Wake, \"Experiences with a reconfigurable computer,\" Proceedings, Engineering of Reconfigurable Systems and Algorithms, Las Vegas, Nevada, 21--24 June 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MIC.2003.1250580"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_21"},{"key":"e_1_3_2_1_13_1","volume-title":"5th MAPLD International Conference","author":"Storaasli O. O.","year":"2002","unstructured":"O. O. Storaasli , \"Scientific Applications on a NASA Reconfigurable Hypercomputer \", 5th MAPLD International Conference , Washington, DC, USA , September , 2002 . O. O. Storaasli, \"Scientific Applications on a NASA Reconfigurable Hypercomputer\", 5th MAPLD International Conference, Washington, DC, USA, September, 2002."},{"key":"e_1_3_2_1_14_1","volume-title":"unpublished manuscript","author":"El-Ghazawi T.","year":"1996","unstructured":"T. El-Ghazawi , \" A Scalable Heterogeneous Architecture for Reconfigurable Processing (SHARP)\" , unpublished manuscript , 1996 . T. El-Ghazawi, \"A Scalable Heterogeneous Architecture for Reconfigurable Processing (SHARP)\", unpublished manuscript, 1996."},{"key":"e_1_3_2_1_15_1","volume-title":"unpublished manuscript","author":"Mangione-Smith W. H.","year":"1999","unstructured":"W. H. Mangione-Smith , \" ATR from UCLA\" , unpublished manuscript , 1999 . W. H. Mangione-Smith, \"ATR from UCLA\", unpublished manuscript, 1999."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228388"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/874060.875382"},{"key":"e_1_3_2_1_18_1","first-page":"92","volume-title":"Proc. SPIE 2607","author":"Wirthlin M. J.","year":"1995","unstructured":"M. J. Wirthlin , and B. L. Hutchings , \" DISC: The dynamic instruction set computer\", in Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, John Schewel, Editor , Proc. SPIE 2607 , pp. 92 -- 103 ( 1995 ). M. J. Wirthlin, and B. L. Hutchings, \"DISC: The dynamic instruction set computer\", in Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, John Schewel, Editor, Proc. SPIE 2607, pp. 92--103 (1995)."},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. of High-Performance Embedded Computing Workshop (HPEC 2007","author":"Hymel R.","year":"2007","unstructured":"R. Hymel , A. D. George , and H. Lam , \" Evaluating Partial Reconfiguration for Embedded FPGA Applications \", Proc. of High-Performance Embedded Computing Workshop (HPEC 2007 ), MIT Lincoln Lab, Lexington, MA, Sep. 18--20 , 2007 . R. Hymel, A. D. George, and H. Lam, \"Evaluating Partial Reconfiguration for Embedded FPGA Applications\", Proc. of High-Performance Embedded Computing Workshop (HPEC 2007), MIT Lincoln Lab, Lexington, MA, Sep. 18--20, 2007."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2007.170"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150350"},{"key":"e_1_3_2_1_22_1","volume-title":"IEEE Parallel and Distributed Processing Symposium","author":"Ullmann M.","year":"2004","unstructured":"M. Ullmann , B. Grimm , M. H\u00fcbner , and J. Becker , \" An FPGA Run-Time System for Dynamical On-Demand Reconfiguration,\" Proc . IEEE Parallel and Distributed Processing Symposium , Santa Fe, NM, Apr. 26--30 , 2004 . M. Ullmann, B. Grimm, M. H\u00fcbner, and J. Becker, \"An FPGA Run-Time System for Dynamical On-Demand Reconfiguration,\" Proc. IEEE Parallel and Distributed Processing Symposium, Santa Fe, NM, Apr. 26--30, 2004."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296508"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503076"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/795659.795918"},{"key":"e_1_3_2_1_26_1","volume-title":"Dynamic Reconfigurable Systems Workshop (DRS 2005","author":"Taher M.","year":"2005","unstructured":"M. Taher , E. El-Araby , T. El-Ghazawi , \"Configuration Caching in Adaptive Computing Systems Using Association Rule Mining (ARM)\" , Dynamic Reconfigurable Systems Workshop (DRS 2005 ), Innsbruck, Austria , March , 2005 . M. Taher, E. El-Araby, T. El-Ghazawi, \"Configuration Caching in Adaptive Computing Systems Using Association Rule Mining (ARM)\", Dynamic Reconfigurable Systems Workshop (DRS 2005), Innsbruck, Austria, March, 2005."},{"key":"e_1_3_2_1_27_1","volume-title":"Department of Electrical and Computer Engineering","author":"Taher M.","year":"2005","unstructured":"M. Taher , \" Exploiting Processing Locality for Adaptive Computing Systems\" , A Dissertation Proposal for the Doctor of Philosophy Degree , Department of Electrical and Computer Engineering , The George Washington University , May 2005 . M. Taher, \"Exploiting Processing Locality for Adaptive Computing Systems\", A Dissertation Proposal for the Doctor of Philosophy Degree, Department of Electrical and Computer Engineering, The George Washington University, May 2005."},{"key":"e_1_3_2_1_28_1","volume-title":"Xilinx Application Note XAPP290 (v1.2)","author":"Xilinx Inc.","year":"2004","unstructured":"Xilinx Inc. , \" Two Flows for Partial Reconfiguration : Module Based or Difference Based \", Xilinx Application Note XAPP290 (v1.2) , September , 2004 . Xilinx Inc., \"Two Flows for Partial Reconfiguration: Module Based or Difference Based\", Xilinx Application Note XAPP290 (v1.2), September, 2004."},{"key":"e_1_3_2_1_29_1","unstructured":"Xilinx Inc. \"Early Access Partial Reconfiguration User Guide\" User Guide 208 (v1.1) March 2006.  Xilinx Inc. \"Early Access Partial Reconfiguration User Guide\" User Guide 208 (v1.1) March 2006."},{"key":"e_1_3_2_1_30_1","first-page":"2","article-title":"System-Level Parallelism and Concurrency Maximisation in Reconfigurable Computing Applications","volume":"2006","author":"El-Araby E.","unstructured":"E. El-Araby , M. Taher , K. Gaj , T. El-Ghazawi , D. Caliga , N. Alexandridis , \" System-Level Parallelism and Concurrency Maximisation in Reconfigurable Computing Applications \", International Journal of Embedded Systems (IJES) 2006 , Vol. 2 , No.1\/2, pp. 62--72. E. El-Araby, M. Taher, K. Gaj, T. El-Ghazawi, D. Caliga, N. Alexandridis, \"System-Level Parallelism and Concurrency Maximisation in Reconfigurable Computing Applications\", International Journal of Embedded Systems (IJES) 2006, Vol. 2, No.1\/2, pp. 62--72.","journal-title":"International Journal of Embedded Systems (IJES)"},{"key":"e_1_3_2_1_31_1","volume-title":"Department of Electrical and Computer Engineering","author":"El-Araby E.","year":"2005","unstructured":"E. El-Araby , \" A System-Level Design Methodology For Reconfigurable Computing Applications\" , A Thesis for the Master of Science Degree in Computer Engineering , Department of Electrical and Computer Engineering , The George Washington University , January 2005 . E. El-Araby, \"A System-Level Design Methodology For Reconfigurable Computing Applications\", A Thesis for the Master of Science Degree in Computer Engineering, Department of Electrical and Computer Engineering, The George Washington University, January 2005."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/838237.838326"},{"key":"e_1_3_2_1_33_1","volume-title":"July","author":"Smith M. C.","year":"2002","unstructured":"M. C. Smith , and G. D. Peterson , \" Analytical Modeling for High Performance Reconfigurable Computers.\" In Proceedings of the SCS International Symposium on Performance Evaluation of Computer and Telecommunications Systems , July 2002 . M. C. Smith, and G. D. Peterson, \"Analytical Modeling for High Performance Reconfigurable Computers.\" In Proceedings of the SCS International Symposium on Performance Evaluation of Computer and Telecommunications Systems, July 2002."},{"key":"e_1_3_2_1_34_1","volume-title":"A Dissertation Proposal for the Doctor of Philosophy Degree in Electrical Engineering","author":"Smith M. C.","year":"2002","unstructured":"M. C. Smith , \" Analytical Modeling of High Performance Reconfigurable Computers : Prediction and Analysis of System Performance \", A Dissertation Proposal for the Doctor of Philosophy Degree in Electrical Engineering , The University of Tennessee , Knoxville, March 2002 . M. C. Smith, \"Analytical Modeling of High Performance Reconfigurable Computers: Prediction and Analysis of System Performance\", A Dissertation Proposal for the Doctor of Philosophy Degree in Electrical Engineering, The University of Tennessee, Knoxville, March 2002."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/874060.875379"}],"event":{"name":"SC '07: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["NCSA","SIGARCH ACM Special Interest Group on Computer Architecture","Open fpga","IEEE-CS\\DATC IEEE Computer Society","CHREC NSF Center for High-Performance Reconfigurable Computing"],"location":"Reno Nevada","acronym":"SC '07"},"container-title":["Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1328554.1328561","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1328554.1328561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:08Z","timestamp":1750254968000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1328554.1328561"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11,11]]},"references-count":35,"alternative-id":["10.1145\/1328554.1328561","10.1145\/1328554"],"URL":"https:\/\/doi.org\/10.1145\/1328554.1328561","relation":{},"subject":[],"published":{"date-parts":[[2007,11,11]]},"assertion":[{"value":"2007-11-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}