{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:52:41Z","timestamp":1750308761852,"version":"3.41.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T00:00:00Z","timestamp":1201564800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCR 0203813CCR 0205712"],"award-info":[{"award-number":["CCR 0203813CCR 0205712"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"UC Micro","award":["03-029"],"award-info":[{"award-number":["03-029"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2008,2]]},"abstract":"<jats:p>Currently, system-on-chip (SoC) designs are becoming increasingly complex, with more and more components being integrated into a single SoC design. Communication between these components is increasingly dominating critical system paths and frequently becomes the source of performance bottlenecks. It, therefore, becomes imperative for designers to explore the communication space early in the design flow. Traditionally, system designers have used Pin-Accurate Bus Cycle Accurate (PA-BCA) models for early communication space exploration. These models capture all of the bus signals and strictly maintain cycle accuracy, which is useful for reliable performance exploration but results in slow simulation speeds for complex, designs, even when they are modeled using high-level languages. Recently, there have been several efforts to use the Transaction-Level Modeling (TLM) paradigm for improving simulation performance in BCA models. However, these transaction-based BCA (T-BCA) models capture a lot of details that can be eliminated when exploring communication architectures. In this paper, we extend the TLM approach and propose a new transaction-based modeling abstraction level (CCATB) to explore the communication design space. Our abstraction level bridges the gap between the TLM and BCA levels, and yields an average performance speedup of 120% over PA-BCA and 67% over T-BCA models, on average. The CCATB models are not only faster to simulate, but also extremely accurate and take less time to model compared to both T-BCA and PA-BCA models. We describe the mechanisms that produce the speedup in CCATB models and also analyze how the achieved simulation speedup scales with design complexity. To demonstrate the effectiveness of using CCATB for exploration, we present communication space exploration case studies from the broadband communication and multimedia application domains.<\/jats:p>","DOI":"10.1145\/1331331.1331346","type":"journal-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:33Z","timestamp":1204207353000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Fast exploration of bus-based communication architectures at the CCATB abstraction"],"prefix":"10.1145","volume":"7","author":[{"given":"Sudeep","family":"Pasricha","sequence":"first","affiliation":[{"name":"University of California, Irvine, California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[{"name":"University of California, Irvine, California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Ben-Romdhane","sequence":"additional","affiliation":[{"name":"Newport Media Inc., Lake Forest, California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,1,29]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"AHB CLI. 2003. http:\/\/www.arm.com\/armtech\/ahbcli. AHB CLI. 2003. http:\/\/www.arm.com\/armtech\/ahbcli."},{"key":"e_1_2_1_2_1","unstructured":"AMBA AXI. http:\/\/www.arm.com\/armtech\/AXI. AMBA AXI. http:\/\/www.arm.com\/armtech\/AXI."},{"key":"e_1_2_1_3_1","volume-title":"VHDL: Core-Based Behavioral Synthesis","author":"Ben-Romdhane M.","year":"1996","unstructured":"Ben-Romdhane , M. , Madisetti , V. , and Hines , J. W . 1996 . Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis . Kluwer Academic Pub. Norwell, MA. Ben-Romdhane, M., Madisetti, V., and Hines, J. W. 1996. Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis. Kluwer Academic Pub. Norwell, MA."},{"volume-title":"European Conference on Design and Test. 40--50","author":"Bergamaschi R. A.","key":"e_1_2_1_4_1","unstructured":"Bergamaschi , R. A. and Raje , S . 1996. Observable time windows: Verifying the results of high-level synthesis . In European Conference on Design and Test. 40--50 . Bergamaschi, R. A. and Raje, S. 1996. Observable time windows: Verifying the results of high-level synthesis. In European Conference on Design and Test. 40--50."},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Caldari M. Conti M. Coppola M. Curaba S. Pieralisi L. and Turchetti C. 2003. Transaction-level models for AMBA bus architecture using SystemC 2.0 In Design Automation and Test in Europe Conference and Exhibition. 26--31. Caldari M. Conti M. Coppola M. Curaba S. Pieralisi L. and Turchetti C. 2003. Transaction-level models for AMBA bus architecture using SystemC 2.0 In Design Automation and Test in Europe Conference and Exhibition. 26--31.","DOI":"10.1109\/DATE.2003.1253800"},{"key":"e_1_2_1_6_1","unstructured":"Coware. http:\/\/www.coware.com. Coware. http:\/\/www.coware.com."},{"key":"e_1_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Davis J. A. and Meindl J. D. 1998. Is Interconnect the weak link&quest; Circuit and Device Magazine 30--36. Davis J. A. and Meindl J. D. 1998. Is Interconnect the weak link&quest; Circuit and Device Magazine 30--36.","DOI":"10.1109\/101.666589"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2001.922808"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.612211"},{"key":"e_1_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Gajski D. D. Zhu J. D\u00f6mer R. Gerstlauer A. and Zhao S. 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publ. Norwell MA. Gajski D. D. Zhu J. D\u00f6mer R. Gerstlauer A. and Zhao S. 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publ. Norwell MA.","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"e_1_2_1_11_1","unstructured":"Gr\u00f6tker T. Liao S. Martin G. and Swan S. 2002. System Design with SystemC. Kluwer Academic Publ. Norwell MA. Gr\u00f6tker T. Liao S. Martin G. and Swan S. 2002. System Design with SystemC. Kluwer Academic Publ. Norwell MA."},{"volume-title":"Annual IEEE International ASIC\/SOC Conference. 25--28","author":"Hofmann R.","key":"e_1_2_1_12_1","unstructured":"Hofmann , R. and Drerup , B . 2002. Next generation CoreConnect processor local bus architecture . In Annual IEEE International ASIC\/SOC Conference. 25--28 . Hofmann, R. and Drerup, B. 2002. Next generation CoreConnect processor local bus architecture. In Annual IEEE International ASIC\/SOC Conference. 25--28."},{"volume-title":"Design Automation and Test in Europe Conference and Exhibition. 538--543","author":"Jang H.","key":"e_1_2_1_13_1","unstructured":"Jang , H. , Kang , M. , Lee , M. , Chae , K. , Lee , K. , and Shim , K . 2004. High-level system modeling and architecture exploration with SystemC on a network SoC: S3C2510 Case Study . In Design Automation and Test in Europe Conference and Exhibition. 538--543 . Jang, H., Kang, M., Lee, M., Chae, K., Lee, K., and Shim, K. 2004. High-level system modeling and architecture exploration with SystemC on a network SoC: S3C2510 Case Study. In Design Automation and Test in Europe Conference and Exhibition. 538--543."},{"volume-title":"Design Automation and Test in Europe Conference and Exhibition. 752--757","author":"Loghi M.","key":"e_1_2_1_14_1","unstructured":"Loghi , M. , Angiolini , F. , Bertozzi , D. , Benini , L. , and Zafalon , R . 2004. Analyzing on-chip communication in a MPSoC environment . In Design Automation and Test in Europe Conference and Exhibition. 752--757 . Loghi, M., Angiolini, F., Bertozzi, D., Benini, L., and Zafalon, R. 2004. Analyzing on-chip communication in a MPSoC environment. In Design Automation and Test in Europe Conference and Exhibition. 752--757."},{"key":"e_1_2_1_15_1","unstructured":"NCSystemC. http:\/\/www.cadence.com\/products\/functional_ver\/nc-systemc\/index.aspx. NCSystemC. http:\/\/www.cadence.com\/products\/functional_ver\/nc-systemc\/index.aspx."},{"volume-title":"Design Automation and Test in Europe Conference and Exhibition. 754--759","author":"Nicolescu G.","key":"e_1_2_1_16_1","unstructured":"Nicolescu , G. , Sungjoo Yoo , and Jerraya, A. A . 2001. Mixed-level cosimulation for fine gradual refinement of communication in SoC design . In Design Automation and Test in Europe Conference and Exhibition. 754--759 . Nicolescu, G., Sungjoo Yoo, and Jerraya, A. A. 2001. Mixed-level cosimulation for fine gradual refinement of communication in SoC design. In Design Automation and Test in Europe Conference and Exhibition. 754--759."},{"key":"e_1_2_1_17_1","unstructured":"OCP. http:\/\/www.ocpip.org. OCP. http:\/\/www.ocpip.org."},{"volume-title":"Design Automation and Test in Europe Conference and Exhibition. 176--181","author":"Ogawa O.","key":"e_1_2_1_18_1","unstructured":"Ogawa , O. , Bayon De Noyer , S. , Chauvet , P. , Shinohara , K. , Watanabe , Y. , Niizuma , H. , Sasaki , T. , and Takai , Y . 2003. A practical approach for bus architecture optimization at transaction level . In Design Automation and Test in Europe Conference and Exhibition. 176--181 . Ogawa, O., Bayon De Noyer, S., Chauvet, P., Shinohara, K., Watanabe, Y., Niizuma, H., Sasaki, T., and Takai, Y. 2003. A practical approach for bus architecture optimization at transaction level. In Design Automation and Test in Europe Conference and Exhibition. 176--181."},{"key":"e_1_2_1_19_1","volume-title":"Synopsys User Group Conference. 55--59","author":"Pasricha S.","year":"2002","unstructured":"Pasricha , S. 2002 . Transaction level modeling of SoC with SystemC 2.0 . In Synopsys User Group Conference. 55--59 . Pasricha, S. 2002. Transaction level modeling of SoC with SystemC 2.0. In Synopsys User Group Conference. 55--59."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996603"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016778"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047740"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266060"},{"key":"e_1_2_1_24_1","unstructured":"Scandurra A. Falconeri G. and Jego B. 2003. STBus communication system: Concepts and sefinitions. Reference Guide STMicroelectronics. Scandurra A. Falconeri G. and Jego B. 2003. STBus communication system: Concepts and sefinitions. Reference Guide STMicroelectronics."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368712"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288614"},{"key":"e_1_2_1_27_1","unstructured":"System Studio. http:\/\/www.synopsys.com\/products\/designware\/system_studio\/system_studio.html System Studio. http:\/\/www.synopsys.com\/products\/designware\/system_studio\/system_studio.html"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379046"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266040"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774670"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1331331.1331346","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1331331.1331346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:28Z","timestamp":1750278148000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1331331.1331346"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,29]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2008,2]]}},"alternative-id":["10.1145\/1331331.1331346"],"URL":"https:\/\/doi.org\/10.1145\/1331331.1331346","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2008,1,29]]},"assertion":[{"value":"2004-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2006-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}