{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:52:41Z","timestamp":1750308761550,"version":"3.41.0"},"reference-count":29,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2008,3,1]],"date-time":"2008-03-01T00:00:00Z","timestamp":1204329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2008,3]]},"abstract":"<jats:p>\n            Advancements in reconfigurable technologies, specifically FPGAs, have yielded faster, more power-efficient reconfigurable devices with enormous capacities. In our work, we provide testament to the impressive capacity of recent FPGAs by hosting a complete Pentium\n            <jats:sup>\u00ae<\/jats:sup>\n            in a single FPGA chip. In addition we demonstrate how FPGAs can be used for microprocessor design space exploration while overcoming the tension between simulation speed, model accuracy, and model completeness found in traditional software simulator environments. Specifically, we perform preliminary experimentation\/prototyping with an original Socket 7 based desktop processor system with typical hardware peripherals running modern operating systems such as Fedora Core 4 and Windows XP; however we have inserted a Xilinx Virtex-4 in place of the processor that should sit in the motherboard and have used the Virtex-4 to host a complete version of the Pentium\n            <jats:sup>\u00ae<\/jats:sup>\n            microprocessor (which consumes less than half its resources). We can therefore apply architectural changes to the processor and evaluate their effects on the complete desktop system. We use this FPGA-based emulation system to conduct preliminary architectural experiments including growing the branch target buffer and the level 1 caches. In addition, we experimented with interfacing hardware accelerators such as DES and AES engines which resulted in a 27x speedup.\n          <\/jats:p>","DOI":"10.1145\/1331897.1331901","type":"journal-article","created":{"date-parts":[[2009,1,13]],"date-time":"2009-01-13T13:15:48Z","timestamp":1231852548000},"page":"1-15","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A Desktop Computer with a Reconfigurable Pentium\u00ae"],"prefix":"10.1145","volume":"1","author":[{"given":"Shih-Lien L.","family":"Lu","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Yiannacouras","sequence":"additional","affiliation":[{"name":"Universty of Toronto (intern at Intel Corp.)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taeweon","family":"Suh","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology (intern at Intel Corp.)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Kassa","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Konow","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,3,17]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1109\/VLSID.2006.131"},{"volume-title":"T. M.","year":"1996","author":"Burger D.","key":"e_1_2_1_2_1"},{"unstructured":"Butler T. R. 2006. http:\/\/bochs.sourceforge.net\/doc\/docbook\/user\/bochsrc.html. Butler T. R. 2006. http:\/\/bochs.sourceforge.net\/doc\/docbook\/user\/bochsrc.html.","key":"e_1_2_1_3_1"},{"unstructured":"Cadence. 1998. Cadence Incisive Palladium. http:\/\/www.cadence.com\/quickturn\/. Cadence. 1998. Cadence Incisive Palladium. http:\/\/www.cadence.com\/quickturn\/.","key":"e_1_2_1_4_1"},{"volume-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 12th International Symposium on High-Performance Computer Architecture.","author":"Chiou D.","key":"e_1_2_1_5_1"},{"unstructured":"Ellsworth J. 2007. C One. http:\/\/c64upgra.de\/c-one\/. Ellsworth J. 2007. C One. http:\/\/c64upgra.de\/c-one\/.","key":"e_1_2_1_6_1"},{"unstructured":"Gaisler G. 2003. LEON SPARC. http:\/\/www.gaisler.com. Gaisler G. 2003. LEON SPARC. http:\/\/www.gaisler.com.","key":"e_1_2_1_7_1"},{"volume-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 12th International Symposium on High-Performance Computer Architecture","author":"Gibeling G.","key":"e_1_2_1_8_1"},{"unstructured":"Gibeling G. and Wawrzynek J. 2006. A Universal Processor for RAMP. Tech. Rep. http:\/\/ramp.eecs.berkeley.edu\/index.php?publications. Gibeling G. and Wawrzynek J. 2006. A Universal Processor for RAMP. Tech. Rep. http:\/\/ramp.eecs.berkeley.edu\/index.php?publications.","key":"e_1_2_1_9_1"},{"unstructured":"Granboulan L. 2000. AES Timings of the Best Known Implementations. http:\/\/www.di.ens.fr\/~granboul\/recherche\/AES\/timings.html. Granboulan L. 2000. AES Timings of the Best Known Implementations. http:\/\/www.di.ens.fr\/~granboul\/recherche\/AES\/timings.html.","key":"e_1_2_1_10_1"},{"unstructured":"Gray J. 2000. Designing a simple FPGA-optimized RISC CPU and system-on-a-chip. http:\/\/fpgacpu.org\/papers\/soc-gr0040-paper.pdf. Gray J. 2000. Designing a simple FPGA-optimized RISC CPU and system-on-a-chip. http:\/\/fpgacpu.org\/papers\/soc-gr0040-paper.pdf.","key":"e_1_2_1_11_1"},{"unstructured":"HIFN Inc. 2006. 4450 HIPP III Storage Security Processor. HIFN Inc. HIFN Inc. 2006. 4450 HIPP III Storage Security Processor. HIFN Inc.","key":"e_1_2_1_12_1"},{"volume-title":"The Pentium Datasheet","author":"Intel Corporation 1997.","key":"e_1_2_1_13_1"},{"volume-title":"Proceedings of the International Parallel and Distributed Processing Symposium: Workshop on Next Generation Software.","author":"Jones P.","key":"e_1_2_1_14_1"},{"volume-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.","author":"Kasper J.","key":"e_1_2_1_15_1"},{"volume-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.","author":"Kozyrakis C.","key":"e_1_2_1_16_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1145\/1117201.1117205"},{"volume-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.","author":"Lu S.-L. L.","key":"e_1_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1145\/1216919.1216927"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1109\/2.982916"},{"unstructured":"Opencores. 2007. Opencores.org. http:\/\/www.opencores.org. Opencores . 2007. Opencores.org. http:\/\/www.opencores.org.","key":"e_1_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1109\/88.473612"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1145\/1233501.1233553"},{"unstructured":"Sun Microsystems 2006. OpenSPARC. Sun Microsystems http:\/\/opensparc.sunsource.net\/. Sun Microsystems 2006. OpenSPARC . Sun Microsystems http:\/\/opensparc.sunsource.net\/.","key":"e_1_2_1_24_1"},{"unstructured":"Tensilica 1997. Xtensa Tensilica http:\/\/www.tensilica.com. Tensilica 1997. Xtensa Tensilica http:\/\/www.tensilica.com.","key":"e_1_2_1_25_1"},{"volume-title":"Workshop on Architecture Research using FPGA Platforms. International Symposium on High-Performance Computer Architecture","year":"2005","author":"WARFP.","key":"e_1_2_1_26_1"},{"volume-title":"Proceedings of the International Conference on Computer Design (ICCD).","author":"Wunderlich R.","key":"e_1_2_1_27_1"},{"volume-title":"Proceedings of the 3rd Annual Workshop on Duplicating, Deconstructing, and Debunking (ISCA-31)","author":"Wunderlich R. E.","key":"e_1_2_1_28_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.1145\/1117201.1117231"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1331897.1331901","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1331897.1331901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:22:28Z","timestamp":1750278148000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1331897.1331901"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":29,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,3]]}},"alternative-id":["10.1145\/1331897.1331901"],"URL":"https:\/\/doi.org\/10.1145\/1331897.1331901","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2008,3]]},"assertion":[{"value":"2007-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-03-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}