{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:50Z","timestamp":1750307750816,"version":"3.41.0"},"reference-count":16,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2008,1]]},"abstract":"<jats:p>The availability of Simultaneous Multithreading (SMT) in commodity processors such as the Pentium 4 (P4) has raised interest among OS researchers. While earlier simulation studies of SMT suggested exciting performance potential, observed improvement on the P4 has been much more restrained, raising the hope that OS research can help bridge the gap. We argue that OS research for current commodity Simultaneous Multithreading (SMT) processors is unlikely to yield significant benefits. In general, we find that SMT processor simulations were optimistic about cache and memory performance characteristics, while overlooking the OS overheads of SMT kernels versus uniprocessor kernels. Using measurement and analysis on actual hardware, we find that little opportunity exists for realistic performance gains on commodity SMT beyond what is currently achieved.<\/jats:p>","DOI":"10.1145\/1341312.1341318","type":"journal-article","created":{"date-parts":[[2008,2,8]],"date-time":"2008-02-08T15:32:16Z","timestamp":1202484736000},"page":"21-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Do commodity SMT processors need more OS research?"],"prefix":"10.1145","volume":"42","author":[{"given":"Yaoping","family":"Ruan","sequence":"first","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}]},{"given":"Vivek S.","family":"Pai","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Erich","family":"Nahum","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}]},{"given":"John M.","family":"Tracey","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}]}],"member":"320","published-online":{"date-parts":[[2008,1]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"P. Benmowski. Hyper-Threading Linux. LinuxWorld Aug. 2003.  P. Benmowski. Hyper-Threading Linux. LinuxWorld Aug. 2003."},{"key":"e_1_2_1_2_1","volume-title":"Workshop on Duplicating, Deconstructing, and Debunking (WDDD04)","author":"Bulpin J.","year":"2004","unstructured":"J. Bulpin and I. Pratt . Multiprogramming performance of the Pentium 4 with Hyper-Threading . In Workshop on Duplicating, Deconstructing, and Debunking (WDDD04) , June 2004 . J. Bulpin and I. Pratt. Multiprogramming performance of the Pentium 4 with Hyper-Threading. In Workshop on Duplicating, Deconstructing, and Debunking (WDDD04), June 2004."},{"key":"e_1_2_1_3_1","volume-title":"USENIX 2005 Annual Tech, To appear","author":"Bulpin J. R.","year":"2005","unstructured":"J. R. Bulpin and I. A. Pratt . Hyper-threading aware process scheduling heuristics . In USENIX 2005 Annual Tech, To appear , Anaheim, CA , April 2005 . J. R. Bulpin and I. A. Pratt. Hyper-threading aware process scheduling heuristics. In USENIX 2005 Annual Tech, To appear, Anaheim, CA, April 2005."},{"key":"e_1_2_1_4_1","volume-title":"USENIX 2005 Annual Tech, To appear","author":"Fedorova A.","year":"2005","unstructured":"A. Fedorova , M. Seltzer , C. Small , and D. Nussbaum . Performance of multithreaded chip multiprocessor and implications for operating system design . In USENIX 2005 Annual Tech, To appear , Anaheim, CA , April 2005 . A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessor and implications for operating system design. In USENIX 2005 Annual Tech, To appear, Anaheim, CA, April 2005."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"issue":"1","key":"e_1_2_1_6_1","first-page":"4","article-title":"Hyper-threading technology architecture and microarchitecture","volume":"6","author":"Marr D.","year":"2002","unstructured":"D. Marr , F. Binns , D. Hill , G. Hinton , D. Koufaty , J. A. Miller , and M. Upton . Hyper-threading technology architecture and microarchitecture . Intel Technology Journal , 6 ( 1 ): 4 -- 15 , Feb. 2002 . D. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1):4--15, Feb. 2002.","journal-title":"Intel Technology Journal"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781504"},{"key":"e_1_2_1_8_1","volume-title":"Proc. of the 2nd Workshop on Industrial Experiences with Systems Software (WIESS'02)","author":"Nakajima J.","year":"2002","unstructured":"J. Nakajima and V. Pallipadi . Enhancements for hyper-threading technology in the operating system: Seeking the optimal scheduling . In Proc. of the 2nd Workshop on Industrial Experiences with Systems Software (WIESS'02) , Boston, MA , Dec. 2002 . J. Nakajima and V. Pallipadi. Enhancements for hyper-threading technology in the operating system: Seeking the optimal scheduling. In Proc. of the 2nd Workshop on Industrial Experiences with Systems Software (WIESS'02), Boston, MA, Dec. 2002."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379245"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1071690.1064254"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943857"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_2_1_15_1","volume-title":"Jan.","author":"Vianney D.","year":"2003","unstructured":"D. Vianney . Hyper-Threading speeds Linux. IBM developerWorks , Jan. 2003 . D. Vianney. Hyper-Threading speeds Linux. IBM developerWorks, Jan. 2003."},{"key":"e_1_2_1_16_1","unstructured":"D. Yen. Throughput computing: Driving down the cost of network computing. http:\/\/www.sun.com\/events\/analyst2003\/presentations\/Papadopoulos_Yen_WWAC_022503.pdf.  D. Yen. Throughput computing: Driving down the cost of network computing. http:\/\/www.sun.com\/events\/analyst2003\/presentations\/Papadopoulos_Yen_WWAC_022503.pdf."}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1341312.1341318","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1341312.1341318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:39:14Z","timestamp":1750253954000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1341312.1341318"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,1]]}},"alternative-id":["10.1145\/1341312.1341318"],"URL":"https:\/\/doi.org\/10.1145\/1341312.1341318","relation":{},"ISSN":["0163-5980"],"issn-type":[{"type":"print","value":"0163-5980"}],"subject":[],"published":{"date-parts":[[2008,1]]},"assertion":[{"value":"2008-01-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}