{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:45Z","timestamp":1750307745212,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T00:00:00Z","timestamp":1207094400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0545456CCF-0540994"],"award-info":[{"award-number":["CCF-0545456CCF-0540994"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2004-TJ-1247"],"award-info":[{"award-number":["2004-TJ-1247"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2008,4,2]]},"abstract":"<jats:p>Process variations play an increasingly important role on the success of analog circuits. State-of-the-art analog circuits are based on complex architectures and contain many hierarchical layers and parameters. Knowledge of the parameter variances and their contribution patterns is crucial for a successful design process. This information is valuable to find solutions for many problems in design, design automation, testing, and fault tolerance. In this article, we present a hierarchical variance analysis methodology for multistage analog circuits. Starting from the process\/layout level, we derive implicit hierarchical relations and extract the sensitivity information analytically. We make use of previously computed values whenever possible so as to reduce computational time. The proposed approach is particularly geared for the domain of design and test automation, where multiple runs on slightly different circuits are necessary. Experimental results indicate that the proposed method provides both accuracy and computational efficiency when compared with prior approaches.<\/jats:p>","DOI":"10.1145\/1344418.1344429","type":"journal-article","created":{"date-parts":[[2008,4,29]],"date-time":"2008-04-29T13:01:12Z","timestamp":1209474072000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling"],"prefix":"10.1145","volume":"13","author":[{"given":"Fang","family":"Liu","sequence":"first","affiliation":[{"name":"Duke University, Durham, NC"}]},{"given":"Sule","family":"Ozev","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC"}]},{"given":"Plamen K.","family":"Nikolov","sequence":"additional","affiliation":[{"name":"Microsoft Corporation, Redmond, WA"}]}],"member":"320","published-online":{"date-parts":[[2008,4,23]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009993"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20000395"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.386223"},{"volume-title":"Proceedings on Design, Automation and in Europe (DATE) Conference, and Test. 605","author":"Augusto J.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Balkir S. Dundar G. and Ogrenci A. S. 2003. Analog VLSI Design Automation. CRC Press.  Balkir S. Dundar G. and Ogrenci A. S. 2003. Analog VLSI Design Automation. CRC Press.","DOI":"10.1201\/9780203492758"},{"key":"e_1_2_1_6_1","unstructured":"Bilodeau M. and Brenner D. 1999. Theory of Multivariate Statistics. Springer.  Bilodeau M. and Brenner D. 1999. Theory of Multivariate Statistics. Springer."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/832300.836583"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.2307\/1269802"},{"key":"e_1_2_1_9_1","first-page":"4","article-title":"Statistical tolerancing: The state of the art","volume":"6","author":"Evans D.","year":"1974","journal-title":"Part I: Background. J. Qual. Technol."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1080\/00224065.1975.11980657"},{"volume":"1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems.","author":"He Y.-G.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","unstructured":"Johns D. and Martin K. 1997. Analog Integrated Circuit Design. John Wiley.  Johns D. and Martin K. 1997. Analog Integrated Circuit Design. John Wiley."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.506138"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382533"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.175"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.54"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120914"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.89"},{"volume":"1","volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE) Conference","author":"McConaghy T.","key":"e_1_2_1_19_1"},{"volume-title":"Proceedings of the IEEE International Test Conference, 118--123","author":"McKeon A.","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.728852"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.21830"},{"volume-title":"Proceedings of the Design, Automation and Test in Conference Europe (DATE), 254--258","author":"Mir S.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514059"},{"key":"e_1_2_1_25_1","unstructured":"Razavi B. 2001. Design of Analog CMOS Integrated Circuits. McGraw-Hil.   Razavi B. 2001. Design of Analog CMOS Integrated Circuits. McGraw-Hil."},{"key":"e_1_2_1_26_1","unstructured":"Semiconductor Industry Association. 2005. International technology roadmap for semiconductors. http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm.  Semiconductor Industry Association. 2005. International technology roadmap for semiconductors. http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.124515"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1080\/00207547808930043"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.873869"},{"key":"e_1_2_1_30_1","first-page":"5","article-title":"Monte-Carlo methods and the PERT problem","volume":"11","author":"VanSlyke R.","year":"1963","journal-title":"Oper. Res."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.720321"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344418.1344429","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1344418.1344429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:39:04Z","timestamp":1750253944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344418.1344429"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,2]]},"references-count":31,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2008,4,2]]}},"alternative-id":["10.1145\/1344418.1344429"],"URL":"https:\/\/doi.org\/10.1145\/1344418.1344429","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2008,4,2]]},"assertion":[{"value":"2006-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-04-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}