{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T13:05:16Z","timestamp":1755695116385,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,2,24]],"date-time":"2008-02-24T00:00:00Z","timestamp":1203811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,2,24]]},"DOI":"10.1145\/1344671.1344676","type":"proceedings-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:49Z","timestamp":1204207369000},"page":"14-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["High-quality, deterministic parallel placement for FPGAs on commodity hardware"],"prefix":"10.1145","author":[{"given":"Adrian","family":"Ludwin","sequence":"first","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]},{"given":"Ketan","family":"Padalia","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2008,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","article-title":"A fundamental turn toward concurrency in software","author":"Sutter H.","year":"2005","unstructured":"H. Sutter , \" A fundamental turn toward concurrency in software ,\" Dr. Dobb's J. Mar. 2005 . H. Sutter, \"A fundamental turn toward concurrency in software,\" Dr. Dobb's J. Mar. 2005.","journal-title":"Dr. Dobb's J."},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"Quartus II Incremental Compilation for Hierarchical & Team-Based Design,\" in The Quartus II Handbook","volume":"1","author":"Altera Corp.","year":"2007","unstructured":"Altera Corp. , \" Quartus II Incremental Compilation for Hierarchical & Team-Based Design,\" in The Quartus II Handbook , Version 7 . 1 , Vol. 1 , Ch. 2 2007 . Altera Corp., \"Quartus II Incremental Compilation for Hierarchical & Team-Based Design,\" in The Quartus II Handbook, Version 7.1, Vol. 1, Ch. 2 2007.","journal-title":"Version 7"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.602476"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3781-3","volume-title":"Modern Placement Techniques","author":"Sarrafzadeh M.","year":"2003","unstructured":"M. Sarrafzadeh , M. Wang , and X. Yang , Modern Placement Techniques Boston : Kluwer Academic Publishers , 2003 . M. Sarrafzadeh, M. Wang, and X. Yang, Modern Placement Techniques Boston: Kluwer Academic Publishers, 2003."},{"key":"e_1_3_2_1_5_1","volume-title":"UCLA","author":"Alpert C.","year":"1996","unstructured":"C. Alpert , L. Hagen , and A. Kahng , \" A hybrid multilevel\/genetic approach for circuit partitioning,\" tech. rep., CS Dept ., UCLA , Los Angeles, CA, USA , 1996 . C. Alpert, L. Hagen, and A. Kahng, \"A hybrid multilevel\/genetic approach for circuit partitioning,\" tech. rep., CS Dept., UCLA, Los Angeles, CA, USA, 1996."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"e_1_3_2_1_7_1","first-page":"184","volume-title":"France)","author":"Borra N.R.","year":"2003","unstructured":"S. N.R. Borra , A. Muthukaruppan , S. Suresh , and V. Kamakoti , \" A parallel genetic approach to the placement problem for field programmable gate arrays,\" in IPDPS (Nice , France) , p. 184 , 2003 . S.N.R. Borra, A. Muthukaruppan, S. Suresh, and V. Kamakoti, \"A parallel genetic approach to the placement problem for field programmable gate arrays,\" in IPDPS (Nice, France), p.184, 2003."},{"key":"e_1_3_2_1_8_1","first-page":"671","volume-title":"Optimization by simulated annealing,\" Science","author":"Kirkpatrick S.","year":"1983","unstructured":"S. Kirkpatrick , C. Gelatt Jr ., and M. Vecchi , \" Optimization by simulated annealing,\" Science pp. 671 -- 680 , May 1983 . S. Kirkpatrick, C. Gelatt Jr., and M. Vecchi, \"Optimization by simulated annealing,\" Science pp.671--680, May 1983."},{"key":"e_1_3_2_1_9_1","first-page":"510","volume-title":"The TimberWolf placement and routing package,\" JSSC","author":"Sechen C.","year":"1985","unstructured":"C. Sechen and A. Sangiovanni-Vincentelli , \" The TimberWolf placement and routing package,\" JSSC pp. 510 -- 522 , Apr. 1985 . C. Sechen and A. Sangiovanni-Vincentelli, \"The TimberWolf placement and routing package,\" JSSC pp.510--522, Apr. 1985."},{"key":"e_1_3_2_1_10_1","first-page":"213","volume-title":"VPR: A new packing, placement and routing tool for FPGA research,\" in FPL","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose , \" VPR: A new packing, placement and routing tool for FPGA research,\" in FPL pp. 213 -- 222 , 1997 . V. Betz and J. Rose, \"VPR: A new packing, placement and routing tool for FPGA research,\" in FPL pp.213--222, 1997."},{"key":"e_1_3_2_1_11_1","first-page":"13.1","volume-title":"FPGA synthesis and physical design,\" in Electronic Design Automation for Integrated Circuits Handbook","author":"Hutton M.","year":"2006","unstructured":"M. Hutton and V. Betz , \" FPGA synthesis and physical design,\" in Electronic Design Automation for Integrated Circuits Handbook (L. Scheffer,L. Lavagno, and G. Martin, eds.), vol. 1 , ch. 13, pp. 13.1 -- 13.32 , Taylor and Francis CRC Press , 2006 . M. Hutton and V. Betz, \"FPGA synthesis and physical design,\" in Electronic Design Automation for Integrated Circuits Handbook (L. Scheffer,L. Lavagno, and G. Martin, eds.), vol. 1, ch. 13, pp.13.1--13.32, Taylor and Francis CRC Press, 2006."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611825"},{"key":"e_1_3_2_1_13_1","first-page":"534","volume-title":"Placement by simulated annealing on a multiprocessor,\" TCAD","author":"Kravitz S.","year":"1987","unstructured":"S. Kravitz and R. Rutenbar , \" Placement by simulated annealing on a multiprocessor,\" TCAD pp. 534 -- 549 , Jul. 1987 . S. Kravitz and R. Rutenbar, \"Placement by simulated annealing on a multiprocessor,\" TCAD pp.534--549, Jul. 1987."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/330855.330988"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.80128"},{"key":"e_1_3_2_1_16_1","first-page":"137","volume-title":"CA, USA)","author":"Sun W.","year":"1994","unstructured":"W. Sun and C. Sechen , \" A loosely coupled parallel algorithm for standard cell placement,\" in ICCAD (San Jose , CA, USA) , pp. 137 -- 144 , 1994 . W. Sun and C. Sechen, \"A loosely coupled parallel algorithm for standard cell placement,\" in ICCAD (San Jose, CA, USA), pp.137--144, 1994."},{"key":"e_1_3_2_1_17_1","first-page":"932","volume-title":"ProperPLACE: A portable parallel algorithm for standard cell placement,\" in IPPS (Canc\u00fan,Mexico)","author":"Kim S.","year":"1994","unstructured":"S. Kim , J.A. Chandy , S. Parkes , B. Ramkumar , and P. Banerjee ,\" ProperPLACE: A portable parallel algorithm for standard cell placement,\" in IPPS (Canc\u00fan,Mexico) , pp. 932 -- 941 , 1994 . S. Kim, J.A. Chandy, S. Parkes, B. Ramkumar, and P. Banerjee,\" ProperPLACE: A portable parallel algorithm for standard cell placement,\" in IPPS (Canc\u00fan,Mexico), pp.932--941, 1994."},{"key":"e_1_3_2_1_18_1","first-page":"37","volume-title":"India)","author":"Chandy J.","year":"1996","unstructured":"J. Chandy and P. Banerjee , \" Parallel simulated annealing strategies for VLSI cell placement,\" in VLSID (Bangalore , India) , pp. 37 -- 42 , 1996 . J. Chandy and P. Banerjee, \"Parallel simulated annealing strategies for VLSI cell placement,\" in VLSID (Bangalore, India), pp.37--42, 1996."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.97904"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(86)90002-7"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611824"},{"key":"e_1_3_2_1_22_1","volume-title":"CA","author":"Vadlamani S.","year":"2007","unstructured":"S. Vadlamani and S. Jenks , \" Architectural considerations for efficient software execution on parallel microprocessors,\" in IPDPS (Long Beach , CA , USA) , 2007 . S. Vadlamani and S. Jenks, \"Architectural considerations for efficient software execution on parallel microprocessors,\" in IPDPS (Long Beach, CA, USA), 2007."}],"event":{"name":"FPGA08: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA08"},"container-title":["Proceedings of the 16th international ACM\/SIGDA symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344676","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1344671.1344676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:16Z","timestamp":1750254976000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344676"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2,24]]},"references-count":22,"alternative-id":["10.1145\/1344671.1344676","10.1145\/1344671"],"URL":"https:\/\/doi.org\/10.1145\/1344671.1344676","relation":{},"subject":[],"published":{"date-parts":[[2008,2,24]]},"assertion":[{"value":"2008-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}