{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:29Z","timestamp":1750307789179,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,2,24]],"date-time":"2008-02-24T00:00:00Z","timestamp":1203811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,2,24]]},"DOI":"10.1145\/1344671.1344685","type":"proceedings-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:49Z","timestamp":1204207369000},"page":"87-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["A-Ports"],"prefix":"10.1145","author":[{"given":"Michael","family":"Pellauer","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muralidaran","family":"Vijayaraghavan","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Adler","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Arvind","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,2,24]]},"reference":[{"key":"e_1_3_2_1_2_1","volume-title":"Boston Area Archictecture Workshop (BARC)","author":"Barr K.C.","year":"2005","unstructured":"K.C. Barr , R. Matas-Navarro , C. Weaver , T. Juan , and J. Emer . Simulating a Chip Multiprocessor with a Symmetric Multiprocessor . In Boston Area Archictecture Workshop (BARC) , January 2005 . K.C. Barr, R. Matas-Navarro, C. Weaver, T. Juan, and J. Emer. Simulating a Chip Multiprocessor with a Symmetric Multiprocessor. In Boston Area Archictecture Workshop (BARC), January 2005."},{"key":"e_1_3_2_1_3_1","unstructured":"Bluespec Inc. Bluespec Language Reference Manual.  Bluespec Inc. Bluespec Language Reference Manual."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the First International Conference on Distributed Systems","author":"Bryant R.","year":"1979","unstructured":"R. Bryant . Simulation on a Distributed System . In Proceedings of the First International Conference on Distributed Systems , July 1979 . R. Bryant. Simulation on a Distributed System. In Proceedings of the First International Conference on Distributed Systems, July 1979."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/358598.358613"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326133"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331723"},{"key":"e_1_3_2_1_9_1","volume-title":"the Proceedings of the Second Workshop on Architecture Research using FPGA Platforms (WARFP)","author":"Dave N.","year":"2006","unstructured":"N. Dave , M. Pellauer , J. Emer , and Arvind. Implementing a Functional\/Timing Partitioned Microprocessor Simulator with an FPGA . In the Proceedings of the Second Workshop on Architecture Research using FPGA Platforms (WARFP) , February 2006 . N. Dave, M. Pellauer, J. Emer, and Arvind. Implementing a Functional\/Timing Partitioned Microprocessor Simulator with an FPGA. In the Proceedings of the Second Workshop on Architecture Research using FPGA Platforms (WARFP), February 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_144"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"e_1_3_2_1_14_1","unstructured":"OSCI. SystemC Language Reference Manual version 2.1.  OSCI. SystemC Language Reference Manual version 2.1."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510733"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"key":"e_1_3_2_1_17_1","volume-title":"The Yorktown Simulation Engine. In Proceedings of 19th Conference on Design Automation (DAC)","author":"Pfister G.","year":"1982","unstructured":"G. Pfister . The Yorktown Simulation Engine. In Proceedings of 19th Conference on Design Automation (DAC) , 1982 . G. Pfister. The Yorktown Simulation Engine. In Proceedings of 19th Conference on Design Automation (DAC), 1982."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611833"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of International Conference on Computer Design (ICCD)","author":"Wunderlich R.","year":"2004","unstructured":"R. Wunderlich and J.C. Hoe . In-System FPGA Prototyping of an Itanium Microarchitecture . In Proceedings of International Conference on Computer Design (ICCD) , October 2004 . R. Wunderlich and J.C. Hoe. In-System FPGA Prototyping of an Itanium Microarchitecture. In Proceedings of International Conference on Computer Design (ICCD), October 2004."}],"event":{"name":"FPGA08: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA08"},"container-title":["Proceedings of the 16th international ACM\/SIGDA symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344685","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1344671.1344685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:16Z","timestamp":1750254976000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344685"}},"subtitle":["an efficient abstraction for cycle-accurate performance models on FPGAs"],"short-title":[],"issued":{"date-parts":[[2008,2,24]]},"references-count":18,"alternative-id":["10.1145\/1344671.1344685","10.1145\/1344671"],"URL":"https:\/\/doi.org\/10.1145\/1344671.1344685","relation":{},"subject":[],"published":{"date-parts":[[2008,2,24]]},"assertion":[{"value":"2008-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}