{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:29Z","timestamp":1750307789428,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,2,24]],"date-time":"2008-02-24T00:00:00Z","timestamp":1203811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,2,24]]},"DOI":"10.1145\/1344671.1344689","type":"proceedings-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:49Z","timestamp":1204207369000},"page":"117-126","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["C is for circuits"],"prefix":"10.1145","author":[{"given":"Scott","family":"Sirowy","sequence":"first","affiliation":[{"name":"University of California: Riverside, Riverside, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Vahid","sequence":"additional","affiliation":[{"name":"University of California: Riverside, Riverside, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.7"},{"key":"e_1_3_2_1_2_1","volume-title":"Reconfigurable Molecular Dynamics Simulator (April 20-23","author":"AZIZI N.","year":"2004","unstructured":"AZIZI , N. , KUON , I. , EGIER , A. , DARABIHA , A. , AND CHOW , P. 2004. Reconfigurable Molecular Dynamics Simulator (April 20-23 , 2004 ). FCCM AZIZI, N., KUON, I., EGIER, A., DARABIHA, A., AND CHOW, P. 2004. Reconfigurable Molecular Dynamics Simulator (April 20-23, 2004). FCCM"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.57"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.31"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.22"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.36"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514.2516"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.12"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.48"},{"key":"e_1_3_2_1_10_1","unstructured":"CATAPULTC. http:\/\/www.mentor.com\/products\/c-based_design\/  CATAPULTC. http:\/\/www.mentor.com\/products\/c-based_design\/"},{"key":"e_1_3_2_1_11_1","unstructured":"CELOXICA. http:\/\/www.celoxica.com\/  CELOXICA. http:\/\/www.celoxica.com\/"},{"key":"e_1_3_2_1_12_1","volume-title":"Deep Packet Filter with Dedicated Logic and Read Only Memories. (April 20-23","author":"CHO Y.H.","year":"2004","unstructured":"CHO , Y.H. AND MANGIONE-SMITH , W.H. 2004. Deep Packet Filter with Dedicated Logic and Read Only Memories. (April 20-23 , 2004 ). FCCM CHO, Y.H. AND MANGIONE-SMITH, W.H. 2004. Deep Packet Filter with Dedicated Logic and Read Only Memories. (April 20-23, 2004). FCCM"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.06.007"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/795677.797230"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"DURBANO J.P. ORTIZ F.E. HUMPHREY J.R. CURT P.F. AND PRATHER D.W. 2004. FPGA-based acceleration of the 3D finite-difference time-domain method. FCCM.   DURBANO J.P. ORTIZ F.E. HUMPHREY J.R. CURT P.F. AND PRATHER D.W. 2004. FPGA-based acceleration of the 3D finite-difference time-domain method. FCCM.","DOI":"10.1109\/APS.2004.1329557"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008857008151"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371657"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360326"},{"key":"e_1_3_2_1_19_1","volume-title":"Hyperspectral Image Compression on Reconfigurable Platforms. (September 22-24","author":"FRY T.W.","year":"2002","unstructured":"FRY , T.W. AND HAUCK , S. 2002. Hyperspectral Image Compression on Reconfigurable Platforms. (September 22-24 , 2002 ). FCCM. FRY, T.W. AND HAUCK, S. 2002. Hyperspectral Image Compression on Reconfigurable Platforms. (September 22-24, 2002). FCCM."},{"key":"e_1_3_2_1_20_1","unstructured":"GUPTA S. DUTT N.D. GUPTA R.K. AND NICOLAU A. 2003. SPARK: a high-level synthesis framework for applying parallelizing compiler transformations. VLSI.   GUPTA S. DUTT N.D. GUPTA R.K. AND NICOLAU A. 2003. SPARK: a high-level synthesis framework for applying parallelizing compiler transformations. VLSI."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.51"},{"key":"e_1_3_2_1_24_1","unstructured":"HAULBELT C. TEICH J. RICHTER K. AND ERNST R. 2002. System design for flexibility. DATE.   HAULBELT C. TEICH J. RICHTER K. AND ERNST R. 2002. System design for flexibility. DATE."},{"key":"e_1_3_2_1_25_1","first-page":"207","volume-title":"FCCM","author":"HE C.","year":"2004","unstructured":"HE , C. , LU , M. , AND SUN , C. 2004 . Accelerating seismic migration using FPGA-based coprocessor platform . FCCM , pp. 207 -- 216 . HE, C., LU, M., AND SUN, C. 2004. Accelerating seismic migration using FPGA-based coprocessor platform. FCCM, pp. 207--216."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.65"},{"key":"e_1_3_2_1_27_1","unstructured":"INTEL QUICKASSIST TECHNOLOGY http:\/\/www.intel.com\/technology\/magazine\/45nm\/quickassist-0507.htm  INTEL QUICKASSIST TECHNOLOGY http:\/\/www.intel.com\/technology\/magazine\/45nm\/quickassist-0507.htm"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309896"},{"key":"e_1_3_2_1_29_1","volume-title":"FPGA-Based Template Matching Using Distance Transforms. (September 22-24","author":"HEZEL S.","year":"2002","unstructured":"HEZEL , S. , KUGEL , A. , MANNER , R. , AND GAVRILA , D.M. 2002. FPGA-Based Template Matching Using Distance Transforms. (September 22-24 , 2002 ). FCCM. HEZEL, S., KUGEL, A., MANNER, R., AND GAVRILA, D.M. 2002. FPGA-Based Template Matching Using Distance Transforms. (September 22-24, 2002). FCCM."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/366622.366644"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2001.23"},{"key":"e_1_3_2_1_32_1","unstructured":"Impulse CoDeveloper. http:\/\/www.impulsec.com\/  Impulse CoDeveloper. http:\/\/www.impulsec.com\/"},{"key":"e_1_3_2_1_33_1","volume-title":"Time-Critical Software Deceleration in an FCCM. (April 20-23","author":"JAMES-ROXBY P.","year":"2004","unstructured":"JAMES-ROXBY , P. , BREBNER , G. , AND BEMMANN , D. 2004. Time-Critical Software Deceleration in an FCCM. (April 20-23 , 2004 ). FCCM JAMES-ROXBY, P., BREBNER, G., AND BEMMANN, D. 2004. Time-Critical Software Deceleration in an FCCM. (April 20-23, 2004). FCCM"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2001.12"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025123.1025833"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"LEE D. LUK W. VILLASENOR J. AND CHEUNG P.Y. 2003. A hardware Gaussian noise generator for channel code evaluation. FCCM.   LEE D. LUK W. VILLASENOR J. AND CHEUNG P.Y. 2003. A hardware Gaussian noise generator for channel code evaluation. FCCM.","DOI":"10.1109\/TC.2004.106"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2001.24"},{"key":"e_1_3_2_1_38_1","volume-title":"An FPGA Implementation of Triangle Mesh Decompression. (September 22-24","author":"MITRA T.","year":"2002","unstructured":"MITRA , T. AND CHIUEH , T. 2002. An FPGA Implementation of Triangle Mesh Decompression. (September 22-24 , 2002 ). FCCM. MITRA, T. AND CHIUEH, T. 2002. An FPGA Implementation of Triangle Mesh Decompression. (September 22-24, 2002). FCCM."},{"key":"e_1_3_2_1_39_1","volume-title":"Implementation of a Content-Scanning Module for an Internet Firewall (April 09-11","author":"MOSCOLA J.","year":"2003","unstructured":"MOSCOLA , J. , LOCKWOOD , J. , LOUI , R.P. , AND PACHOS , M. 2003. Implementation of a Content-Scanning Module for an Internet Firewall (April 09-11 , 2003 ). FCCM MOSCOLA, J., LOCKWOOD, J., LOUI, R.P., AND PACHOS, M. 2003. Implementation of a Content-Scanning Module for an Internet Firewall (April 09-11, 2003). FCCM"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220583"},{"key":"e_1_3_2_1_41_1","volume-title":"Custom Computing Machines for the Set Covering Problem (September 22-24","author":"PLESSL C.","year":"2002","unstructured":"PLESSL , C. AND PLATZNER , M. 2002. Custom Computing Machines for the Set Covering Problem (September 22-24 , 2002 ). FCCM. PLESSL, C. AND PLATZNER, M. 2002. Custom Computing Machines for the Set Covering Problem (September 22-24, 2002). FCCM."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.46"},{"key":"e_1_3_2_1_43_1","unstructured":"SGI ALTIX. http:\/\/www.sgi.com\/products\/servers\/altix\/  SGI ALTIX. http:\/\/www.sgi.com\/products\/servers\/altix\/"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2001.22"},{"key":"e_1_3_2_1_45_1","volume-title":"Pre-Decoded CAMs for Efficient and High--Speed NIDS Pattern Matching. (April 20-23","author":"SOURDIS I.","year":"2004","unstructured":"SOURDIS , I. AND PNEVMATIKATOS , D. 2004. Pre-Decoded CAMs for Efficient and High--Speed NIDS Pattern Matching. (April 20-23 , 2004 ). FCCM SOURDIS, I. AND PNEVMATIKATOS, D. 2004. Pre-Decoded CAMs for Efficient and High--Speed NIDS Pattern Matching. (April 20-23, 2004). FCCM"},{"key":"e_1_3_2_1_46_1","first-page":"28","volume-title":"DATE","author":"SRINIVASAN V.","year":"1998","unstructured":"SRINIVASAN , V. , RADHAKRISHNAN , S. , AND VEMURI , R. 1998 . Hardware\/software partitioning with integrated hardware design space exploration . DATE , pp. 28 -- 35 . SRINIVASAN, V., RADHAKRISHNAN, S., AND VEMURI, R. 1998. Hardware\/software partitioning with integrated hardware design space exploration. DATE, pp. 28--35."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084905"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233649"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.39"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.46"},{"key":"e_1_3_2_1_51_1","volume-title":"A Massively Parallel RC4 Key Search Engine. (September 22-24","author":"TSOI K.H.","year":"2002","unstructured":"TSOI , K.H. , LEE , K.H. , AND LEONG , P.H. 2002. A Massively Parallel RC4 Key Search Engine. (September 22-24 , 2002 ). FCCM. TSOI, K.H., LEE, K.H., AND LEONG, P.H. 2002. A Massively Parallel RC4 Key Search Engine. (September 22-24, 2002). FCCM."},{"key":"e_1_3_2_1_52_1","volume-title":"Compact FPGA-based True and Pseudo Random Number Generators. (April 09-11","author":"TSOI K.H.","year":"2003","unstructured":"TSOI , K.H. , LEUNG , K.H. , AND LEONG , P.H. 2003. Compact FPGA-based True and Pseudo Random Number Generators. (April 09-11 , 2003 ). FCCM. TSOI, K.H., LEUNG, K.H., AND LEONG, P.H. 2003. Compact FPGA-based True and Pseudo Random Number Generators. (April 09-11, 2003). FCCM."},{"key":"e_1_3_2_1_53_1","volume-title":"Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor. (April 20-23","author":"VULETIC M.","year":"2004","unstructured":"VULETIC , M. , POZZI , L. , AND IENNE , P. 2004. Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor. (April 20-23 , 2004 ). FCCM VULETIC, M., POZZI, L., AND IENNE, P. 2004. Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor. (April 20-23, 2004). FCCM"},{"key":"e_1_3_2_1_54_1","volume-title":"Congruential Sieves on a Reconfigurable Computer. (April 09-11","author":"WAKE H.A.","year":"2003","unstructured":"WAKE , H.A. AND BUELL , D.A. 2003. Congruential Sieves on a Reconfigurable Computer. (April 09-11 , 2003 ). FCCM WAKE, H.A. AND BUELL, D.A. 2003. Congruential Sieves on a Reconfigurable Computer. (April 09-11, 2003). FCCM"},{"key":"e_1_3_2_1_55_1","volume-title":"Tradeoffs of Designing Floating--Point Division and Square Root on Virtex FPGAs. (April 09-11","author":"WANG X.","year":"2003","unstructured":"WANG , X. AND NELSON , B.E. 2003. Tradeoffs of Designing Floating--Point Division and Square Root on Virtex FPGAs. (April 09-11 , 2003 ). FCCM WANG, X. AND NELSON, B.E. 2003. Tradeoffs of Designing Floating--Point Division and Square Root on Virtex FPGAs. (April 09-11, 2003). FCCM"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.23"},{"volume-title":"Design and analysis of a systolic sorting architecture","author":"ZHANG Y.","key":"e_1_3_2_1_57_1","unstructured":"ZHANG , Y. AND S. Q ZHENG . 1995. Design and analysis of a systolic sorting architecture . SPDP. IEEE Computer Society , Washington, DC , 652. ZHANG, Y. AND S.Q ZHENG. 1995. Design and analysis of a systolic sorting architecture. SPDP. IEEE Computer Society, Washington, DC, 652."},{"key":"e_1_3_2_1_58_1","volume-title":"Coarse--Grain Pipelining on Multiple FPGA Architectures (September 22-24","author":"ZIEGLER H.","year":"2002","unstructured":"ZIEGLER , H. , SO , B. , HALL , M. , AND DINIZ , P.C. 2002. Coarse--Grain Pipelining on Multiple FPGA Architectures (September 22-24 , 2002 ). FCCM. ZIEGLER, H., SO, B., HALL, M., AND DINIZ, P.C. 2002. Coarse--Grain Pipelining on Multiple FPGA Architectures (September 22-24, 2002). FCCM."}],"event":{"name":"FPGA08: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA08"},"container-title":["Proceedings of the 16th international ACM\/SIGDA symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344689","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1344671.1344689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:16Z","timestamp":1750254976000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344689"}},"subtitle":["capturing FPGA circuits as sequential code for portability"],"short-title":[],"issued":{"date-parts":[[2008,2,24]]},"references-count":57,"alternative-id":["10.1145\/1344671.1344689","10.1145\/1344671"],"URL":"https:\/\/doi.org\/10.1145\/1344671.1344689","relation":{},"subject":[],"published":{"date-parts":[[2008,2,24]]},"assertion":[{"value":"2008-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}