{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:15Z","timestamp":1759146555533,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,2,24]],"date-time":"2008-02-24T00:00:00Z","timestamp":1203811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,2,24]]},"DOI":"10.1145\/1344671.1344696","type":"proceedings-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:49Z","timestamp":1204207369000},"page":"159-168","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Trace-based framework for concurrent development of process and FPGA architecture considering process variation and reliability"],"prefix":"10.1145","author":[{"given":"Lerong","family":"Cheng","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Lin","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEEE Custom Integrated Circuits Conf.","author":"Tuan T.","year":"2003","unstructured":"T. Tuan and B. Lai , \" Leakage power analysis of a 90nm FPGA,\" in Proc . IEEE Custom Integrated Circuits Conf. , 2003 . T. Tuan and B. Lai, \"Leakage power analysis of a 90nm FPGA,\" in Proc. IEEE Custom Integrated Circuits Conf., 2003."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280873"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120986"},{"key":"e_1_3_2_1_4_1","volume-title":"Sep","author":"Poon K.","year":"2002","unstructured":"K. Poon , A. Yan , and S. Wilton , \" A flexible power model for FPGAs,\" in Proc. of 12th International conference on Field-Programmable Logic and Applications , Sep 2002 . K. Poon, A. Yan, and S. Wilton, \"A flexible power model for FPGAs,\" in Proc. of 12th International conference on Field-Programmable Logic and Applications, Sep 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888289"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968287"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120987"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120984"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.857180"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870858"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884848"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216946"},{"key":"e_1_3_2_1_15_1","volume-title":"Intl. Conf. Computer-Aided Design","author":"Wong P.","year":"2005","unstructured":"P. Wong , L. Cheng , Y. Lin , and L. He , \" FPGA device and architecture evaluation consdering process variation,\" in Proc . Intl. Conf. Computer-Aided Design , Nov. 2005 . P. Wong, L. Cheng, Y. Lin, and L. He, \"FPGA device and architecture evaluation consdering process variation,\" in Proc. Intl. Conf. Computer-Aided Design, Nov. 2005."},{"key":"e_1_3_2_1_16_1","volume-title":"August","author":"Cheng L.","year":"2006","unstructured":"L. Cheng , J. Xiong , L. He , and M. Hutton , \" FPGA performance optimization via chipwise placement considering process variations,\" in International Conference on Field-Programmable Logic and Applications , August 2006 . L. Cheng, J. Xiong, L. He, and M. Hutton, \"FPGA performance optimization via chipwise placement considering process variations,\" in International Conference on Field-Programmable Logic and Applications, August 2006."},{"key":"e_1_3_2_1_17_1","volume-title":"Intl. Conf. Field-Programmable Logic and its Application","author":"Lin Y.","year":"2006","unstructured":"Y. Lin , M. Hutton , and L. He , \" Placement and timing for FPGAs considering variations,\" in Proc . Intl. Conf. Field-Programmable Logic and its Application , August 2006 . Y. Lin, M. Hutton, and L. He, \"Placement and timing for FPGAs considering variations,\" in Proc. Intl. Conf. Field-Programmable Logic and its Application, August 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216948"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216949"},{"key":"e_1_3_2_1_20_1","volume-title":"Intl. Conf. Computer-Aided Design","author":"Lin Y.","year":"2007","unstructured":"Y. Lin and L. He , \" Device and architecture cocurrent optimization for FPGA transient soft error rate,\" in Proc . Intl. Conf. Computer-Aided Design , November 2007 . Y. Lin and L. He, \"Device and architecture cocurrent optimization for FPGA transient soft error rate,\" in Proc. Intl. Conf. Computer-Aided Design, November 2007."},{"key":"e_1_3_2_1_21_1","volume-title":"Aug.","author":"Alam M.","year":"2005","unstructured":"M. Alam and S. Mahapatra , \" A comprehensive model of PMOS NBTI degradation,\" in Microeletronics Reliability , Aug. 2005 . M. Alam and S. Mahapatra, \"A comprehensive model of PMOS NBTI degradation,\" in Microeletronics Reliability, Aug. 2005."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"e_1_3_2_1_24_1","volume-title":"IEEE Custom Integrated Circuits Conf.","author":"Bhardwaj S.","year":"2006","unstructured":"S. Bhardwaj , W. Wang , R. Vattikonda , Y. Cao , and S. Vrudhula , \" Predictive modeling of the NBTI effect for reliable design,\" in Proc . IEEE Custom Integrated Circuits Conf. , Sept. 2006 . S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula, \"Predictive modeling of the NBTI effect for reliable design,\" in Proc. IEEE Custom Integrated Circuits Conf., Sept. 2006."},{"key":"e_1_3_2_1_25_1","article-title":"Reliability effects on MOS transistors due to hot-carrier injection","author":"Chen K.-L.","year":"1985","unstructured":"K.-L. Chen , S.A. Saller , I.A. Groves , and D.B. Scott , \" Reliability effects on MOS transistors due to hot-carrier injection ,\" IEEE Journal of Solid-State Circuits , Feb. 1985 . K.-L. Chen, S.A. Saller, I.A. Groves, and D.B. Scott, \"Reliability effects on MOS transistors due to hot-carrier injection,\" IEEE Journal of Solid-State Circuits, Feb. 1985.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_26_1","volume-title":"IEEE Custom Integrated Circuits Conf.","author":"Wang W.","year":"2007","unstructured":"W. Wang , V. Reddy , A.T. Krishnan , R. Vattikonda , S. Krishnan , and Y. Cao , \" An integrated modeling paradigm of circuit reliability for 65nm CMOS technology,\" in Proc . IEEE Custom Integrated Circuits Conf. , Sept. 2007 . W. Wang, V. Reddy, A.T. Krishnan, R. Vattikonda, S. Krishnan, and Y. Cao, \"An integrated modeling paradigm of circuit reliability for 65nm CMOS technology,\" in Proc. IEEE Custom Integrated Circuits Conf., Sept. 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"e_1_3_2_1_28_1","unstructured":"International Technology Roadmap for Semiconductor in http:\/\/public.itrs.net\/ 2005.  International Technology Roadmap for Semiconductor in http:\/\/public.itrs.net\/ 2005."},{"key":"e_1_3_2_1_29_1","unstructured":"International Technology Roadmap for Semiconductor \"A user's guide to MASTAR4 \" in http:\/\/www.itrs.net\/models.html 2005.  International Technology Roadmap for Semiconductor \"A user's guide to MASTAR4 \" in http:\/\/www.itrs.net\/models.html 2005."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"T. Skotnicki \"Heading for decananometer CMOS -- Is navigation among icebergs still a viable strategy? \" in Solid-State Device Research Conference pp. 19--33 September 2000.  T. Skotnicki \"Heading for decananometer CMOS -- Is navigation among icebergs still a viable strategy? \" in Solid-State Device Research Conference pp. 19--33 September 2000.","DOI":"10.1109\/ESSDERC.2000.194714"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_32_1","volume-title":"Digital Integrated Circuits -- A Design Perspective","author":"Rabaey J.M.","year":"2003","unstructured":"J.M. Rabaey , Digital Integrated Circuits -- A Design Perspective . Prentice Hall Inc ., 2003 . J.M. Rabaey, Digital Integrated Circuits -- A Design Perspective. Prentice Hall Inc., 2003."},{"key":"e_1_3_2_1_33_1","volume-title":"version 3.0,\" tech. rep","author":"Yang S.","year":"1991","unstructured":"S. Yang , \"Logic synthesis and optimization benchmarks , version 3.0,\" tech. rep ., Microelectronics Center of North Carolina (MCNC) , 1991 . S. Yang, \"Logic synthesis and optimization benchmarks, version 3.0,\" tech. rep., Microelectronics Center of North Carolina (MCNC), 1991."},{"key":"e_1_3_2_1_34_1","volume-title":"Intl. Conf. Computer-Aided Design","author":"Wong H.-Y.","year":"2005","unstructured":"H.-Y. Wong , L. Cheng , Y. Lin , and L. He , \" FPGA device and architecture evaluation considering process variations,\" in Proc . Intl. Conf. Computer-Aided Design , Nov 2005 . H.-Y. Wong, L. Cheng, Y. Lin, and L. He, \"FPGA device and architecture evaluation considering process variations,\" in Proc. Intl. Conf. Computer-Aided Design, Nov 2005."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850860"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046212"},{"key":"e_1_3_2_1_38_1","volume-title":"March","author":"Bellato M.","year":"2004","unstructured":"M. Bellato and , \" Evaluating the effects of SEUs affecting the configuration memory of an SRAM-bas ed FPGA,\" in Design Automation and Test in Europe , March 2004 . M. Bellato and et al, \"Evaluating the effects of SEUs affecting the configuration memory of an SRAM-bas ed FPGA,\" in Design Automation and Test in Europe, March 2004."}],"event":{"name":"FPGA08: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA08"},"container-title":["Proceedings of the 16th international ACM\/SIGDA symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344696","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1344671.1344696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:16Z","timestamp":1750254976000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344696"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2,24]]},"references-count":38,"alternative-id":["10.1145\/1344671.1344696","10.1145\/1344671"],"URL":"https:\/\/doi.org\/10.1145\/1344671.1344696","relation":{},"subject":[],"published":{"date-parts":[[2008,2,24]]},"assertion":[{"value":"2008-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}