{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:29Z","timestamp":1750307789894,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,2,24]],"date-time":"2008-02-24T00:00:00Z","timestamp":1203811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,2,24]]},"DOI":"10.1145\/1344671.1344699","type":"proceedings-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:49Z","timestamp":1204207369000},"page":"181-190","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Architectural improvements for field programmable counter arrays"],"prefix":"10.1145","author":[{"given":"Alessandro","family":"Cevrero","sequence":"first","affiliation":[{"name":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panagiotis","family":"Athanasopoulos","sequence":"additional","affiliation":[{"name":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hadi","family":"Parandeh-Afshar","sequence":"additional","affiliation":[{"name":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ajay K.","family":"Verma","sequence":"additional","affiliation":[{"name":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Brisk","sequence":"additional","affiliation":[{"name":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank K.","family":"Gurkaynak","sequence":"additional","affiliation":[{"name":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[{"name":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[{"name":"Swiss Federal Institute of Technology: Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,2,24]]},"reference":[{"volume-title":"Stratix II Device Handbook","author":"Altera Corporation","key":"e_1_3_2_1_1_1","unstructured":"Altera Corporation , Stratix II Device Handbook , vol. 1 and 2, available online: http:\/\/www.altera.com\/ Altera Corporation, Stratix II Device Handbook, vol. 1 and 2, available online: http:\/\/www.altera.com\/"},{"key":"e_1_3_2_1_2_1","unstructured":"Altera Corporation Stratix II vs. Virtex-4 Performance Comparison available online: http:\/\/www.altera.com\/  Altera Corporation Stratix II vs. Virtex-4 Performance Comparison available online: http:\/\/www.altera.com\/"},{"volume-title":"Stratix III Device Handbook","author":"Altera Corporation","key":"e_1_3_2_1_3_1","unstructured":"Altera Corporation , Stratix III Device Handbook , vol. 1 and 2, available online: http:\/\/www.altera.com\/ Altera Corporation, Stratix III Device Handbook, vol. 1 and 2, available online: http:\/\/www.altera.com\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278565"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858488"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1155\/1996\/95942"},{"key":"e_1_3_2_1_8_1","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"Dadda L.","year":"1965","unstructured":"Dadda , L. , Some schemes for parallel multipliers , Alta Frequenza , vol. 34 , May , 1965 , 349 -- 356 . Dadda, L., Some schemes for parallel multipliers, Alta Frequenza, vol. 34, May, 1965, 349--356.","journal-title":"Alta Frequenza"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311225"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.831434"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605446"},{"key":"e_1_3_2_1_12_1","volume-title":"Conf. (CICC'98)","author":"Kaviani A.","year":"1998","unstructured":"Kaviani , A. , Vranseic , D. , and Brown , S . Computational field programmable architecture, IEEE Custom Integrated Circuits , Conf. (CICC'98) (Santa Clara, CA, USA , May 11-14, 1998 ) 261--264. Kaviani, A., Vranseic, D., and Brown, S. Computational field programmable architecture, IEEE Custom Integrated Circuits, Conf. (CICC'98) (Santa Clara, CA, USA, May 11-14, 1998) 261--264."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611846"},{"key":"e_1_3_2_1_15_1","volume-title":"Int. Conf. Computer Design (ICCD'06)","author":"Mirzaei S.","year":"2006","unstructured":"Mirzaei , S. , Hosangadi , A. , and Kastner , R . High speed FIR filter implementation using add and shift method , Int. Conf. Computer Design (ICCD'06) (San Jose, CA, USA , October 1-4, 2006 ). Mirzaei, S., Hosangadi, A., and Kastner, R. High speed FIR filter implementation using add and shift method, Int. Conf. Computer Design (ICCD'06) (San Jose, CA, USA, October 1-4, 2006)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356841"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/647926.739219"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568607"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.660163"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674730"},{"key":"e_1_3_2_1_21_1","volume-title":"France","author":"Verma A.K.","year":"2007","unstructured":"Verma , A.K. , and Ienne , P . Automatic synthesis of compressor trees: reevaluating large counters, Design Automation and Test in Europe (DATE'07) (Nice , France , April 16-20, 2007 ) 443--448. Verma, A.K., and Ienne, P. Automatic synthesis of compressor trees: reevaluating large counters, Design Automation and Test in Europe (DATE'07) (Nice, France, April 16-20, 2007) 443--448."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382683"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.859485"},{"key":"e_1_3_2_1_25_1","volume-title":"IBM Technical Disclosure Bulletin","volume":"23","author":"Weinberger A.","year":"1981","unstructured":"Weinberger , A. 4:2 carry-save adder module , IBM Technical Disclosure Bulletin , vol. 23 , Jan. 1981 . Weinberger, A. 4:2 carry-save adder module, IBM Technical Disclosure Bulletin, vol. 23, Jan. 1981."},{"key":"e_1_3_2_1_26_1","unstructured":"Xilinx Corporation Virtex-4 User Guide available online: http:\/\/www.xilinx.com\/  Xilinx Corporation Virtex-4 User Guide available online: http:\/\/www.xilinx.com\/"},{"key":"e_1_3_2_1_27_1","unstructured":"Xilinx Corporation Virtex-5 User Guide available online: http:\/\/www.xilinx.com\/  Xilinx Corporation Virtex-5 User Guide available online: http:\/\/www.xilinx.com\/"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774600"}],"event":{"name":"FPGA08: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA08"},"container-title":["Proceedings of the 16th international ACM\/SIGDA symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344699","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1344671.1344699","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:16Z","timestamp":1750254976000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344699"}},"subtitle":["enabling efficient synthesis of fast compressor trees on FPGAs"],"short-title":[],"issued":{"date-parts":[[2008,2,24]]},"references-count":28,"alternative-id":["10.1145\/1344671.1344699","10.1145\/1344671"],"URL":"https:\/\/doi.org\/10.1145\/1344671.1344699","relation":{},"subject":[],"published":{"date-parts":[[2008,2,24]]},"assertion":[{"value":"2008-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}