{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T13:04:28Z","timestamp":1761743068006,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,2,24]],"date-time":"2008-02-24T00:00:00Z","timestamp":1203811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,2,24]]},"DOI":"10.1145\/1344671.1344703","type":"proceedings-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:49Z","timestamp":1204207369000},"page":"212-221","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["HybridOS"],"prefix":"10.1145","author":[{"given":"John H.","family":"Kelm","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}]},{"given":"Steven S.","family":"Lumetta","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}]}],"member":"320","published-online":{"date-parts":[[2008,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Excalibur Devices Hardware Reference Manual","author":"Staff Altera","year":"2002","unstructured":"Altera Staff . Excalibur Devices Hardware Reference Manual . Altera Inc ., 3.1 edition, November 2002 . Altera Staff. Excalibur Devices Hardware Reference Manual. Altera Inc., 3.1 edition, November 2002."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.40"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.36"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822652"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360328"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647927.739401"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.009"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.19"},{"key":"e_1_3_2_1_9_1","first-page":"87","volume-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines","author":"Hauck S.","year":"1997","unstructured":"S. Hauck , T.W. Fry , M.M. Hosler , and J.P. Kao . The Chimaera reconfigurable functional unit. In K.L. Pocek and J. Arnold, editors , Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines , pages 87 -- 96 . IEEE Computer Society Press , 1997 . S. Hauck, T.W. Fry, M.M. Hosler, and J.P. Kao. The Chimaera reconfigurable functional unit. In K.L. Pocek and J. Arnold, editors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 87--96. IEEE Computer Society Press, 1997."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296446"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220582"},{"key":"e_1_3_2_1_13_1","volume-title":"Operating system interfaces to reconfigurable systems. Master's thesis","author":"Kelm J.H.","year":"2006","unstructured":"J.H. Kelm . Operating system interfaces to reconfigurable systems. Master's thesis , University of Illinois at Urbana-Champaign , Urbana, Illinois , December 2006 . J.H. Kelm. Operating system interfaces to reconfigurable systems. Master's thesis, University of Illinois at Urbana-Champaign, Urbana, Illinois, December 2006."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299058"},{"key":"e_1_3_2_1_15_1","volume-title":"Using the IJG JPEG Library","author":"Lane T.G.","year":"1998","unstructured":"T.G. Lane . Using the IJG JPEG Library . Independent JPEG Group , 6b edition, March 1998 . T.G. Lane. Using the IJG JPEG Library. Independent JPEG Group, 6b edition, March 1998."},{"key":"e_1_3_2_1_16_1","volume-title":"HOT CHIPS 19","author":"Lindholm E.","year":"2007","unstructured":"E. Lindholm and S. Oberman . NVIDIA GeForce8800 GPU . In HOT CHIPS 19 , 2007 . E. Lindholm and S. Oberman. NVIDIA GeForce8800 GPU. In HOT CHIPS 19, 2007."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117257"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898953.1899167"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996818"},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. of the 6th Australian Computer Science Week (ACSAC)","author":"Wigley G.B.","year":"2001","unstructured":"G.B. Wigley and D.A. Kearney . The First Real Operating System for Reconfigurable Computing . In Proc. of the 6th Australian Computer Science Week (ACSAC) , Gold Coast, Australia , Jan. 2001 . IEEE Press. G.B. Wigley and D.A. Kearney. The First Real Operating System for Reconfigurable Computing. In Proc. of the 6th Australian Computer Science Week (ACSAC), Gold Coast, Australia, Jan. 2001. IEEE Press."},{"key":"e_1_3_2_1_23_1","first-page":"126","volume-title":"IEEE Symposium on FPGAs for Custom Computing Machines","author":"Wittig R.","year":"1996","unstructured":"R. Wittig and P. Chow . OneChip: An FPGA processor with reconfigurable logic. In K.L. Pocek and J. Arnold, editors , IEEE Symposium on FPGAs for Custom Computing Machines , pages 126 -- 135 , Los Alamitos, CA , 1996 . IEEE Computer Society Press. R. Wittig and P. Chow. OneChip: An FPGA processor with reconfigurable logic. In K.L. Pocek and J. Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 126--135, Los Alamitos, CA, 1996. IEEE Computer Society Press."},{"key":"e_1_3_2_1_24_1","volume-title":"PowerPC 405 Processor Block Reference Guide","author":"Staff Xilinx","year":"2005","unstructured":"Xilinx Staff . PowerPC 405 Processor Block Reference Guide . Xilinx Inc ., v2.1 edition, July 2005 . Xilinx Staff. PowerPC 405 Processor Block Reference Guide. Xilinx Inc., v2.1 edition, July 2005."},{"key":"e_1_3_2_1_25_1","volume-title":"October","author":"Staff Xilinx","year":"2005","unstructured":"Xilinx Staff . Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet , October 2005 . Xilinx Staff. Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet, October 2005."}],"event":{"name":"FPGA08: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA08"},"container-title":["Proceedings of the 16th international ACM\/SIGDA symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344703","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1344671.1344703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:16Z","timestamp":1750254976000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344703"}},"subtitle":["runtime support for reconfigurable accelerators"],"short-title":[],"issued":{"date-parts":[[2008,2,24]]},"references-count":24,"alternative-id":["10.1145\/1344671.1344703","10.1145\/1344671"],"URL":"https:\/\/doi.org\/10.1145\/1344671.1344703","relation":{},"subject":[],"published":{"date-parts":[[2008,2,24]]},"assertion":[{"value":"2008-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}