{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:10:37Z","timestamp":1763467837467,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,2,24]],"date-time":"2008-02-24T00:00:00Z","timestamp":1203811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,2,24]]},"DOI":"10.1145\/1344671.1344720","type":"proceedings-article","created":{"date-parts":[[2008,2,28]],"date-time":"2008-02-28T14:02:49Z","timestamp":1204207369000},"page":"261-261","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":36,"title":["CHiMPS"],"prefix":"10.1145","author":[{"given":"Andrew R.","family":"Putnam","sequence":"first","affiliation":[{"name":"University of Washington, Seattle, WA"}]},{"given":"Dave","family":"Bennett","sequence":"additional","affiliation":[{"name":"Xilinx, Longmont, CO"}]},{"given":"Eric","family":"Dellinger","sequence":"additional","affiliation":[{"name":"Xilinx, Longmont, CO"}]},{"given":"Jeff","family":"Mason","sequence":"additional","affiliation":[{"name":"Xilinx, Longmont, CO"}]},{"given":"Prasanna","family":"Sundararajan","sequence":"additional","affiliation":[{"name":"Xilinx, San Jose, CA"}]}],"member":"320","published-online":{"date-parts":[[2008,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Krste Asanovic etal The Landscape of Parallel Computing: A View from Berkeley. UCB\/EECS-2006-183. http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/2006\/EECS-2006-183.html Dec 2006.  Krste Asanovic et al. The Landscape of Parallel Computing: A View from Berkeley. UCB\/EECS-2006-183. http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/2006\/EECS-2006-183.html Dec 2006."},{"key":"e_1_3_2_1_2_1","unstructured":"DRC Computers RPU110 Data Sheet v4.18.07 http:\/\/www.drccomputer.com\/pdfs\/DRC_RPU110_datasheet.pdf 2007.  DRC Computers RPU110 Data Sheet v4.18.07 http:\/\/www.drccomputer.com\/pdfs\/DRC_RPU110_datasheet.pdf 2007."},{"volume-title":"XD2000i Data Sheet, http:\/\/www.xtremedatainc.com\/pdf\/XD2000i_brief.pdf","year":"2007","key":"e_1_3_2_1_3_1","unstructured":"XtremeData , XD2000i Data Sheet, http:\/\/www.xtremedatainc.com\/pdf\/XD2000i_brief.pdf , 2007 . XtremeData, XD2000i Data Sheet, http:\/\/www.xtremedatainc.com\/pdf\/XD2000i_brief.pdf, 2007."},{"key":"e_1_3_2_1_4_1","volume-title":"Field Programmable Logic (FPL) 2007","author":"Trimberger Steve","year":"2007","unstructured":"Steve Trimberger . Redefining the FPGA . Field Programmable Logic (FPL) 2007 , San Jose, CA , 2007 . Steve Trimberger. Redefining the FPGA. Field Programmable Logic (FPL) 2007, San Jose, CA, 2007."},{"key":"e_1_3_2_1_5_1","volume-title":"http:\/\/www.altera.com\/education\/webcasts\/all\/wc-2007-efficient-hpc-processing.html","author":"Palaniswamy Avinash","year":"2007","unstructured":"Avinash (Nash) Palaniswamy , Misha Burich , Intel + Altera = Efficient HPC Coprocessing , http:\/\/www.altera.com\/education\/webcasts\/all\/wc-2007-efficient-hpc-processing.html , 2007 . Avinash (Nash) Palaniswamy, Misha Burich, Intel + Altera = Efficient HPC Coprocessing, http:\/\/www.altera.com\/education\/webcasts\/all\/wc-2007-efficient-hpc-processing.html, 2007."},{"key":"e_1_3_2_1_6_1","unstructured":"Celoxica Handel-C For Hardware Design v1.1 http:\/\/www.celoxica.com\/techlib\/files\/CEL-W0307171L48-63.pdf August 2002.  Celoxica Handel-C For Hardware Design v1.1 http:\/\/www.celoxica.com\/techlib\/files\/CEL-W0307171L48-63.pdf August 2002."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.110"},{"key":"e_1_3_2_1_8_1","unstructured":"Celoxica Handel-C Language Reference Manual RM-1003-4.2 http:\/\/www.celoxica.com 2004.  Celoxica Handel-C Language Reference Manual RM-1003-4.2 http:\/\/www.celoxica.com 2004."},{"key":"e_1_3_2_1_9_1","unstructured":"Xilinx UG096: Implementing a Virtex-4 FX PowerPC System with a C-to-HDL Hardware Coprocessor Accelerator Design Guide v1.0 http:\/\/www.xilinx.com\/bvdocs\/userguides\/ug096.pdf 2005.  Xilinx UG096: Implementing a Virtex-4 FX PowerPC System with a C-to-HDL Hardware Coprocessor Accelerator Design Guide v1.0 http:\/\/www.xilinx.com\/bvdocs\/userguides\/ug096.pdf 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.234"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216926"},{"key":"e_1_3_2_1_12_1","unstructured":"Ian McCallum Intel\u00ae QuickAssist Technology Accelerator Abstraction Layer (AAL) 317481-001US http:\/\/download.intel.com\/technology\/platforms\/quickassist\/quickassist_aal_whitepaper.pdf 2007.  Ian McCallum Intel\u00ae QuickAssist Technology Accelerator Abstraction Layer (AAL) 317481-001US http:\/\/download.intel.com\/technology\/platforms\/quickassist\/quickassist_aal_whitepaper.pdf 2007."},{"key":"e_1_3_2_1_13_1","first-page":"11","volume-title":"Proc. 2006 Conf. Eng. of Reconfigurable Systems and Algorithms, CSREA Press","author":"Gokhale M.B.","year":"2006","unstructured":"M.B. Gokhale , \" Promises and Pitfalls of Reconfigurable Proc. 2006 Conf. Eng. of Reconfigurable Systems and Algorithms, CSREA Press , 2006 , pp. 11 -- 20 . M.B. Gokhale et al., \"Promises and Pitfalls of Reconfigurable Supercomputing\" Proc. 2006 Conf. Eng. of Reconfigurable Systems and Algorithms, CSREA Press, 2006, pp. 11--20."},{"key":"e_1_3_2_1_14_1","unstructured":"Celoxica Accelerating System Performance Using ESL Design Tools and FPGA Technology v. 1.0 http:\/\/www.celoxica.com\/techlib\/files\/CEL-W061018155T-514.pdf August 2006.  Celoxica Accelerating System Performance Using ESL Design Tools and FPGA Technology v. 1.0 http:\/\/www.celoxica.com\/techlib\/files\/CEL-W061018155T-514.pdf August 2006."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.307"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.7960"},{"key":"e_1_3_2_1_17_1","volume-title":"System Design with SystemC","author":"Grotker Thorsten","year":"2002","unstructured":"Thorsten Grotker , Stan Liao , Grant Martin , and Stuart Swan . System Design with SystemC . Kluwer , Boston, Massachusetts , 2002 . Thorsten Grotker, Stan Liao, Grant Martin, and Stuart Swan. System Design with SystemC. Kluwer, Boston, Massachusetts, 2002."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/874060.875386"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the International Workshop on Logic and Synthesis (IWLS)","author":"Edwards Stephen A.","year":"2002","unstructured":"Stephen A. Edwards . High-level Synthesis from the Synchronous Language Esterel . In Proceedings of the International Workshop on Logic and Synthesis (IWLS) . New Orleans, Louisiana , June , 2002 . Stephen A. Edwards. High-level Synthesis from the Synchronous Language Esterel. In Proceedings of the International Workshop on Logic and Synthesis (IWLS). New Orleans, Louisiana, June, 2002."},{"key":"e_1_3_2_1_21_1","first-page":"339","volume-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM)","author":"Soderman Donald","year":"1998","unstructured":"Donald Soderman and Yuri Panchul . Implementing C algorithms in reconfigurable hardware using C2Verilog . In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM) , pages 339 -- 342 , Los Alamitos, CA , April 1998 . Donald Soderman and Yuri Panchul. Implementing C algorithms in reconfigurable hardware using C2Verilog. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), pages 339--342, Los Alamitos, CA, April 1998."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277135"},{"key":"e_1_3_2_1_23_1","unstructured":"Mentor Graphics Catapult Synthesis Datasheet 10-25-550w http:\/\/www.mentor.com\/products\/esl\/high_level_synthesis\/catapult_synthesis\/upload\/Catapult_DS_0107.pdf 2007.  Mentor Graphics Catapult Synthesis Datasheet 10-25-550w http:\/\/www.mentor.com\/products\/esl\/high_level_synthesis\/catapult_synthesis\/upload\/Catapult_DS_0107.pdf 2007."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013623303037"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360326"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370309"},{"issue":"1","key":"e_1_3_2_1_28_1","first-page":"107","volume":"3","author":"Nallatech","unstructured":"Nallatech , DIMEtalk 3 . 1 User Guide NT 107 - 0305 , http:\/\/www.nallatech.com, 2006. Nallatech, DIMEtalk 3.1 User Guide NT 107-0305, http:\/\/www.nallatech.com, 2006.","journal-title":"DIMEtalk"},{"key":"e_1_3_2_1_29_1","first-page":"116","volume-title":"Specifying and compiling applications for RaPiD","author":"Cronquist D. C.","year":"1998","unstructured":"D. C. Cronquist , P. Franklin , Specifying and compiling applications for RaPiD . In K. L. Pocek and J. Arnold, editors, FCCM, pages 116 -- 125 . IEEE Computer Society Press , 1998 . D. C. Cronquist, P. Franklin, et al. Specifying and compiling applications for RaPiD. In K. L. Pocek and J. Arnold, editors, FCCM, pages 116--125. IEEE Computer Society Press, 1998."},{"key":"e_1_3_2_1_30_1","unstructured":"Altera Nios II C2H Compiler Users Guide v1.2 http:\/\/www.altera.com\/literature\/ug\/ug_nios2_c2h_compiler.pdf May 2007.  Altera Nios II C2H Compiler Users Guide v1.2 http:\/\/www.altera.com\/literature\/ug\/ug_nios2_c2h_compiler.pdf May 2007."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/647929.740544"},{"key":"e_1_3_2_1_32_1","series-title":"Intl","volume-title":"Handshake Circuits: An Asynchronous Architecture for VLSI Programming","author":"Berkel K.","year":"1993","unstructured":"K. Berkel . Handshake Circuits: An Asynchronous Architecture for VLSI Programming , volume 5 of Intl . Series on Parallel Computation. Cambridge University Press , 1993 . K. Berkel. Handshake Circuits: An Asynchronous Architecture for VLSI Programming, volume 5 of Intl. Series on Parallel Computation. Cambridge University Press, 1993."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/948176.948183"},{"key":"e_1_3_2_1_35_1","first-page":"17","volume-title":"10th Int'l Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"Teifel J.","year":"2004","unstructured":"J. Teifel and R. Manohar . Static tokens: Using dataflow to automate concurrent pipeline synthesis . In 10th Int'l Symposium on Advanced Research in Asynchronous Circuits and Systems , pages 17 -- 27 , April 2004 . J. Teifel and R. Manohar. Static tokens: Using dataflow to automate concurrent pipeline synthesis. In 10th Int'l Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 17--27, April 2004."},{"key":"e_1_3_2_1_36_1","unstructured":"AMD AMD Introduces World's First Dedicated Enterprise Stream Processor http:\/\/www.amd.com\/us--en\/Corporate\/VirtualPressRoom\/0 51_104_543~114146 00.html November 2006.  AMD AMD Introduces World's First Dedicated Enterprise Stream Processor http:\/\/www.amd.com\/us--en\/Corporate\/VirtualPressRoom\/0 51_104_543~114146 00.html November 2006."},{"key":"e_1_3_2_1_37_1","unstructured":"nVidia NVIDIA CUDA Compute Unified Device Architecture Programming Guide v1.0 http:\/\/developer.download.nvidia.com\/compute\/cuda\/1_0\/NVIDIA_CUDA_Programming_Guide_1.0.pdf 6\/2007  nVidia NVIDIA CUDA Compute Unified Device Architecture Programming Guide v1.0 http:\/\/developer.download.nvidia.com\/compute\/cuda\/1_0\/NVIDIA_CUDA_Programming_Guide_1.0.pdf 6\/2007"},{"key":"e_1_3_2_1_38_1","unstructured":"RapidMind Writing Applications for the GPU Using the RapidMind\" Development Platform http:\/\/www.rapidmind.net\/pdfs\/WPgpu.pdf 2006.  RapidMind Writing Applications for the GPU Using the RapidMind\" Development Platform http:\/\/www.rapidmind.net\/pdfs\/WPgpu.pdf 2006."},{"key":"e_1_3_2_1_39_1","unstructured":"Matthew Papakipos The PeakStream Platform High-Productivity Software Development for Multi-Core Processors http:\/\/download.microsoft.com\/download\/d\/f\/6\/df6accd5-4bf2-4984-8285-f4f23b7b1f37\/WinHEC2007_PeakStream.doc April 2007.  Matthew Papakipos The PeakStream Platform High-Productivity Software Development for Multi-Core Processors http:\/\/download.microsoft.com\/download\/d\/f\/6\/df6accd5-4bf2-4984-8285-f4f23b7b1f37\/WinHEC2007_PeakStream.doc April 2007."},{"key":"e_1_3_2_1_40_1","unstructured":"Chris Frasier David Hansen LCC A Retargetable Compiler for ANSI-C v4.2 http:\/\/www.cs.princeton.edu\/software\/lcc\/ 2007.  Chris Frasier David Hansen LCC A Retargetable Compiler for ANSI-C v4.2 http:\/\/www.cs.princeton.edu\/software\/lcc\/ 2007."},{"key":"e_1_3_2_1_41_1","unstructured":"Intel\u00ae Core\"2 Extreme Processor X6800 and Intel\u00ae Core\"2 Duo Desktop Processor E6000 and E4000 Sequences Datasheet v -006 http:\/\/download.intel.com\/design\/processor\/datashts\/31327806.pdf 2007.  Intel\u00ae Core\"2 Extreme Processor X6800 and Intel\u00ae Core\"2 Duo Desktop Processor E6000 and E4000 Sequences Datasheet v -006 http:\/\/download.intel.com\/design\/processor\/datashts\/31327806.pdf 2007."},{"key":"e_1_3_2_1_42_1","unstructured":"Xilinx XST Users Guide 9.1i http:\/\/toolbox.xilinx.com\/docsan\/xilinx9\/books\/docs\/xst\/xst.pdf 2007.  Xilinx XST Users Guide 9.1i http:\/\/toolbox.xilinx.com\/docsan\/xilinx9\/books\/docs\/xst\/xst.pdf 2007."},{"key":"e_1_3_2_1_43_1","unstructured":"Xilinx XAPP228 -- Quad-Port Memories in Virtex Devices http:\/\/www.xilinx.com\/bvdocs\/appnotes\/xapp228.pdf 2002.  Xilinx XAPP228 -- Quad-Port Memories in Virtex Devices http:\/\/www.xilinx.com\/bvdocs\/appnotes\/xapp228.pdf 2002."},{"key":"e_1_3_2_1_44_1","volume-title":"http:\/\/www.csm.ornl.gov\/chammp\/stswm\/index.html","author":"Spectral Transform Shallow Water NCAR, STSWM","year":"2000","unstructured":"NCAR, STSWM (NCAR Spectral Transform Shallow Water Model) , http:\/\/www.csm.ornl.gov\/chammp\/stswm\/index.html , 2000 NCAR, STSWM (NCAR Spectral Transform Shallow Water Model), http:\/\/www.csm.ornl.gov\/chammp\/stswm\/index.html, 2000"},{"key":"e_1_3_2_1_45_1","unstructured":"Xilinx ACP Press Release http:\/\/www.xilinx.com\/prs_rls\/2007\/events_corp\/0757_intelforum.htm  Xilinx ACP Press Release http:\/\/www.xilinx.com\/prs_rls\/2007\/events_corp\/0757_intelforum.htm"},{"key":"e_1_3_2_1_46_1","unstructured":"Xilinx DS083: Virtex-II Pro Data Sheet v. 4.6 http:\/\/www.xilinx.com\/bvdocs\/publications\/ds083.pdf 2007.  Xilinx DS083: Virtex-II Pro Data Sheet v. 4.6 http:\/\/www.xilinx.com\/bvdocs\/publications\/ds083.pdf 2007."},{"key":"e_1_3_2_1_47_1","volume-title":"UG081: MicroBlaze Processor Reference Guide v 7.0 http:\/\/www.xilinx.com\/ise\/embedded\/mb_ref_guide.pdf","author":"Xilinx","year":"2007","unstructured":"Xilinx , UG081: MicroBlaze Processor Reference Guide v 7.0 http:\/\/www.xilinx.com\/ise\/embedded\/mb_ref_guide.pdf , 2007 . Xilinx, UG081: MicroBlaze Processor Reference Guide v 7.0 http:\/\/www.xilinx.com\/ise\/embedded\/mb_ref_guide.pdf, 2007."}],"event":{"name":"FPGA08: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA08"},"container-title":["Proceedings of the 16th international ACM\/SIGDA symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344720","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:17Z","timestamp":1750254977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1344671.1344720"}},"subtitle":["a high-level compilation flow for hybrid CPU-FPGA architectures"],"short-title":[],"issued":{"date-parts":[[2008,2,24]]},"references-count":46,"alternative-id":["10.1145\/1344671.1344720","10.1145\/1344671"],"URL":"https:\/\/doi.org\/10.1145\/1344671.1344720","relation":{},"subject":[],"published":{"date-parts":[[2008,2,24]]},"assertion":[{"value":"2008-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}