{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:41:23Z","timestamp":1773193283819,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,3,1]],"date-time":"2008-03-01T00:00:00Z","timestamp":1204329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1145\/1346281.1346286","type":"proceedings-article","created":{"date-parts":[[2008,3,12]],"date-time":"2008-03-12T18:35:48Z","timestamp":1205346948000},"page":"26-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":182,"title":["Accelerating two-dimensional page walks for virtualized systems"],"prefix":"10.1145","author":[{"given":"Ravi","family":"Bhargava","sequence":"first","affiliation":[{"name":"Advanced Micro Devices, Austin, TX"}]},{"given":"Benjamin","family":"Serebrin","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Sunnyvale, CA"}]},{"given":"Francesco","family":"Spadini","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Austin, TX"}]},{"given":"Srilatha","family":"Manne","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Bellevue, WA"}]}],"member":"320","published-online":{"date-parts":[[2008,3]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168860"},{"key":"e_1_3_2_2_3_1","unstructured":"AMD I\/O Virtualization Technology (IOMMU) Specification February 2007.  AMD I\/O Virtualization Technology (IOMMU) Specification February 2007."},{"key":"e_1_3_2_2_4_1","unstructured":"AMD Programmer's Manual Volume 2 September 2007.  AMD Programmer's Manual Volume 2 September 2007."},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/527213.793564"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1003.01"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0530"},{"key":"e_1_3_2_2_9_1","volume-title":"Intel Application Note","year":"2007","unstructured":"TLBs , paging structure caches, and their invalidation . Intel Application Note , 317080-001, April 2007 . TLBs, paging structure caches, and their invalidation. Intel Application Note, 317080-001, April 2007."},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545237"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/504390.504411"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224071"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/361011.361073"},{"key":"e_1_3_2_2_15_1","volume-title":"Processor optimizations for system-level performance. Presentation at Microprocessor Fall Forum","author":"Sander B.","year":"2006","unstructured":"B. Sander . Processor optimizations for system-level performance. Presentation at Microprocessor Fall Forum , 2006 . B. Sander. Processor optimizations for system-level performance. Presentation at Microprocessor Fall Forum, 2006."},{"key":"e_1_3_2_2_16_1","volume-title":"Virtual Machines: Versatile Platforms for Systems and Processes","author":"Smith J.","year":"2005","unstructured":"J. Smith and R. Nair . Virtual Machines: Versatile Platforms for Systems and Processes . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2005 . J. Smith and R. Nair. Virtual Machines: Versatile Platforms for Systems and Processes. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2005."},{"key":"e_1_3_2_2_17_1","unstructured":"Software Optimization Guide for AMD Family 10h Processors September 2007.  Software Optimization Guide for AMD Family 10h Processors September 2007."},{"key":"e_1_3_2_2_18_1","volume-title":"VMWare","author":"Makhija V.","year":"2006","unstructured":"V. Makhija : A scalable benchmark for virtualized systems. Technical report , VMWare , 2006 . V. Makhija et al. VMmark: A scalable benchmark for virtualized systems. Technical report, VMWare, 2006."},{"key":"e_1_3_2_2_19_1","first-page":"18","article-title":"Low-power, high-performance architecture of the PWRficient processor family","author":"Yeh T.-Y.","year":"2006","unstructured":"T.-Y. Yeh . Low-power, high-performance architecture of the PWRficient processor family . Hot Chips 18 , 2006 . T.-Y. Yeh. Low-power, high-performance architecture of the PWRficient processor family. Hot Chips 18, 2006.","journal-title":"Hot Chips"}],"event":{"name":"ASPLOS08: Architectural Support for Programming Languages and Operating Systems","location":"Seattle WA USA","acronym":"ASPLOS08","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 13th international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1346281.1346286","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1346281.1346286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:38:57Z","timestamp":1750239537000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1346281.1346286"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":19,"alternative-id":["10.1145\/1346281.1346286","10.1145\/1346281"],"URL":"https:\/\/doi.org\/10.1145\/1346281.1346286","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1353534.1346286","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1353536.1346286","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1353535.1346286","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2008,3]]},"assertion":[{"value":"2008-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}