{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:27Z","timestamp":1772163987690,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,3,1]],"date-time":"2008-03-01T00:00:00Z","timestamp":1204329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1145\/1346281.1346298","type":"proceedings-article","created":{"date-parts":[[2008,3,12]],"date-time":"2008-03-12T18:35:48Z","timestamp":1205346948000},"page":"125-134","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Accurate branch prediction for short threads"],"prefix":"10.1145","author":[{"given":"Bumyong","family":"Choi","sequence":"first","affiliation":[{"name":"University of California: San Diego, La Jolla, CA"}]},{"given":"Leo","family":"Porter","sequence":"additional","affiliation":[{"name":"University of California: San Diego, La Jolla, CA"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[{"name":"University of California: San Diego, La Jolla, CA"}]}],"member":"320","published-online":{"date-parts":[[2008,3]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290988"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033337"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300995"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237171"},{"key":"e_1_3_2_2_6_1","first-page":"266","volume-title":"Sixth International Symposium on High-Performance Computer Architecture","author":"Chung J.","year":"2006","unstructured":"J. Chung , H. Chafi , C. Minh , A. McDonald , B. Carlstrom , C. Kozyrakis , and K. Olukotun . The common case transactional behavior of multithreaded programs . In Sixth International Symposium on High-Performance Computer Architecture , pages 266 -- 277 , Feb. 2006 . J. Chung, H. Chafi, C. Minh, A. McDonald, B. Carlstrom, C. Kozyrakis, and K. Olukotun. The common case transactional behavior of multithreaded programs. In Sixth International Symposium on High-Performance Computer Architecture, pages 266--277, Feb. 2006."},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.363382"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_2_2_9_1","volume-title":"4th International Conference on Control, Virtual Instrumentation and Digital Systems","author":"de Alba M.","year":"2002","unstructured":"M. de Alba and D. Kaeli . Path-based hardware loop prediction . In 4th International Conference on Control, Virtual Instrumentation and Digital Systems , August 2002 . M. de Alba and D. Kaeli. Path-based hardware loop prediction. In 4th International Conference on Control, Virtual Instrumentation and Digital Systems, August 2002."},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/642089.642111"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290962"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/517554.825762"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024395"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/882471.883299"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2949450.2949501"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956562"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/571637.571639"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.12"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.136"},{"key":"e_1_3_2_2_22_1","volume-title":"Universitat Politecnica de Catalunya","author":"Marcuello P.","year":"2003","unstructured":"P. Marcuello . Speculative multithreaded processors, Ph. D. Thesis , Universitat Politecnica de Catalunya . 2003 . P. Marcuello. Speculative multithreaded processors, Ph. D. Thesis, Universitat Politecnica de Catalunya. 2003."},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876478"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320116"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/846234.849291"},{"key":"e_1_3_2_2_26_1","volume-title":"DEC WRL Technical Note TN-36","author":"McFarling S.","year":"1993","unstructured":"S. McFarling . Combining branch predictors . DEC WRL Technical Note TN-36 , 1993 . S. McFarling. Combining branch predictors. DEC WRL Technical Note TN-36, 1993."},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264211"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305155"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2005.16"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065964"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360155"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74931"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.13"},{"key":"e_1_3_2_2_35_1","volume":"9","author":"Seznec A.","year":"2007","unstructured":"A. Seznec . The L-TAGE branch predictor. In Journal of Instruction-Level Parallelism , vol. 9 , May 2007 . A. Seznec. The L-TAGE branch predictor. In Journal of Instruction-Level Parallelism, vol. 9, May 2007.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545249"},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285980"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264210"},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033386"},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/822079.822712"},{"key":"e_1_3_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"e_1_3_2_2_46_1","volume-title":"In 22nd Annual Computer Measurement Group Conference","author":"Tullsen D.","year":"1996","unstructured":"D. Tullsen . Simulation and modeling of a simultaneous multithreading processor . In In 22nd Annual Computer Measurement Group Conference , December 1996 . D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In In 22nd Annual Computer Measurement Group Conference, December 1996."},{"key":"e_1_3_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.970565"},{"key":"e_1_3_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229443"},{"key":"e_1_3_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165161"},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.7"},{"key":"e_1_3_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.4"},{"key":"e_1_3_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379246"}],"event":{"name":"ASPLOS08: Architectural Support for Programming Languages and Operating Systems","location":"Seattle WA USA","acronym":"ASPLOS08","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 13th international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1346281.1346298","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1346281.1346298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:38:57Z","timestamp":1750239537000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1346281.1346298"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":51,"alternative-id":["10.1145\/1346281.1346298","10.1145\/1346281"],"URL":"https:\/\/doi.org\/10.1145\/1346281.1346298","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1353536.1346298","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1353535.1346298","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1353534.1346298","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2008,3]]},"assertion":[{"value":"2008-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}