{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:28Z","timestamp":1772163988909,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,3,1]],"date-time":"2008-03-01T00:00:00Z","timestamp":1204329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1145\/1346281.1346317","type":"proceedings-article","created":{"date-parts":[[2008,3,12]],"date-time":"2008-03-12T18:35:48Z","timestamp":1205346948000},"page":"277-286","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":88,"title":["Feedback-driven threading"],"prefix":"10.1145","author":[{"given":"M. Aater","family":"Suleman","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, TX"}]},{"given":"Moinuddin K.","family":"Qureshi","sequence":"additional","affiliation":[{"name":"T. J. Watson Research Center, Yorktown Hieghts, NY"}]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX"}]}],"member":"320","published-online":{"date-parts":[[2008,3]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"White Paper: Multi-Core Processors -- The next evolution in computing","year":"2005","unstructured":"Advanced Micro Devices, Inc . White Paper: Multi-Core Processors -- The next evolution in computing . 2005 . Advanced Micro Devices, Inc. White Paper: Multi-Core Processors -- The next evolution in computing. 2005."},{"key":"e_1_3_2_2_2_1","volume-title":"May","author":"D.","year":"2007","unstructured":"D. an Mey et al. The RWTH Aachen SMP-Cluster User's Guide Version 6.2 , May 2007 . D. an Mey et al. The RWTH Aachen SMP-Cluster User's Guide Version 6.2, May 2007."},{"key":"e_1_3_2_2_3_1","volume-title":"NASA","author":"Bailey D.","year":"1994","unstructured":"D. Bailey NAS parallel benchmarks. Technical report , NASA , 1994 . D. Bailey et al. NAS parallel benchmarks. Technical report, NASA, 1994."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177706645"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/0166-5316(96)00030-2"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.85"},{"key":"e_1_3_2_2_8_1","volume-title":"Technical Report","author":"Dagum L.","year":"1997","unstructured":"L. Dagum . OpenMP : A Proposed Industry Standard API for Shared Memory Programming, \"www.openmp.org \", Technical Report , October 1997 . L. Dagum. OpenMP: A Proposed Industry Standard API for Shared Memory Programming, \"www.openmp.org\", Technical Report, October 1997."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2005.41"},{"key":"e_1_3_2_2_11_1","volume-title":"Achieving Threading Success. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/212806.htm","author":"M. Gillespie and C. Breshears(Intel Corp.","year":"2005","unstructured":"M. Gillespie and C. Breshears(Intel Corp. ). Achieving Threading Success. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/212806.htm , 2005 . M. Gillespie and C. Breshears(Intel Corp.). Achieving Threading Success. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/212806.htm, 2005."},{"key":"e_1_3_2_2_12_1","volume-title":"PACT '01","author":"Huh J.","year":"2001","unstructured":"J. Huh Exploring design space of future CMPs . In PACT '01 , 2001 . J. Huh et al. Exploring design space of future CMPs. In PACT '01, 2001."},{"key":"e_1_3_2_2_13_1","volume-title":"Developing multithreaded applications: A platform consistent approach. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/53797.htm","year":"2003","unstructured":"Intel. Developing multithreaded applications: A platform consistent approach. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/53797.htm , 2003 . Intel. Developing multithreaded applications: A platform consistent approach. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/53797.htm, 2003."},{"key":"e_1_3_2_2_14_1","unstructured":"Intel. ICC 9.1 for Linux. http:\/\/www.intel.com\/cd\/software\/products\/asmo-na\/eng\/compilers\/284264.htm.  Intel. ICC 9.1 for Linux. http:\/\/www.intel.com\/cd\/software\/products\/asmo-na\/eng\/compilers\/284264.htm."},{"key":"e_1_3_2_2_15_1","volume-title":"Threading methodology: Principles and practices. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/219349.htm","year":"2003","unstructured":"Intel. Threading methodology: Principles and practices. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/219349.htm , 2003 . Intel. Threading methodology: Principles and practices. www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/219349.htm, 2003."},{"key":"e_1_3_2_2_16_1","volume-title":"Intel Itanium 2 Processor Reference Manual","year":"2004","unstructured":"Intel. Intel Itanium 2 Processor Reference Manual , 2004 . Intel. Intel Itanium 2 Processor Reference Manual, 2004."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_3_2_2_18_1","volume-title":"Optimizing compilers for modern architectures: a dependence-based approach","author":"Kennedy K.","year":"2002","unstructured":"K. Kennedy Optimizing compilers for modern architectures: a dependence-based approach . Morgan Kaufmann Publishers , 2002 . K. Kennedy et al. Optimizing compilers for modern architectures: a dependence-based approach. Morgan Kaufmann Publishers, 2002."},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.660902"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006707"},{"key":"e_1_3_2_2_23_1","volume-title":"Introduction to Performance Analysis on Intel CORE 2 Duo Processors. \"http:\/\/assets.devx.com\/goparallel\/17775.pdf","author":"Levinthal D.","year":"2006","unstructured":"D. Levinthal . Introduction to Performance Analysis on Intel CORE 2 Duo Processors. \"http:\/\/assets.devx.com\/goparallel\/17775.pdf \", 2006 . D. Levinthal. Introduction to Performance Analysis on Intel CORE 2 Duo Processors. \"http:\/\/assets.devx.com\/goparallel\/17775.pdf\", 2006."},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/272991.272995"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/151244.151246"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302743"},{"key":"e_1_3_2_2_27_1","volume-title":"Intn'l Parallel Processing Symposium","author":"Nguyen T. D.","year":"1996","unstructured":"T. D. Nguyen Maximizing speedup through self-tuning of processor allocation . In Intn'l Parallel Processing Symposium , 1996 . T. D. Nguyen et al. Maximizing speedup through self-tuning of processor allocation. In Intn'l Parallel Processing Symposium, 1996."},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242541"},{"key":"e_1_3_2_2_29_1","first-page":"3","article-title":"Implementation and Evaluation of OpenMP for Hitachi SR8000","author":"Nishitani Y.","year":"2000","unstructured":"Y. Nishitani , K. Negishi , H. Ohta , and E. Nunohiro . Implementation and Evaluation of OpenMP for Hitachi SR8000 . In ISHPC 3 , 2000 . Y. Nishitani, K. Negishi, H. Ohta, and E. Nunohiro. Implementation and Evaluation of OpenMP for Hitachi SR8000. In ISHPC 3, 2000.","journal-title":"ISHPC"},{"key":"e_1_3_2_2_30_1","unstructured":"Nvidia. CUDA SDK Code Samples. http:\/\/developer.download.nvidia.com\/compute\/cuda\/sdk\/website\/samples.html 2007.  Nvidia. CUDA SDK Code Samples. http:\/\/developer.download.nvidia.com\/compute\/cuda\/sdk\/website\/samples.html 2007."},{"key":"e_1_3_2_2_31_1","volume-title":"Dec","author":"Ramanathan R.","year":"2006","unstructured":"R. Ramanathan . Intel multi-core processors: Making the move to quad-core and beyond. Technology@Intel Magazine, 4(1):2--4 , Dec 2006 . R. Ramanathan. Intel multi-core processors: Making the move to quad-core and beyond. Technology@Intel Magazine, 4(1):2--4, Dec 2006."},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.12921\/cmst.2006.SI.01.33-45"},{"key":"e_1_3_2_2_33_1","volume-title":"OMPlab on Sun Systems. Presentation at the International Workshop on OpenMP","author":"van der Pas R.","year":"2005","unstructured":"R. van der Pas OMPlab on Sun Systems. Presentation at the International Workshop on OpenMP , 2005 . R. van der Pas et al. OMPlab on Sun Systems. Presentation at the International Workshop on OpenMP, 2005."}],"event":{"name":"ASPLOS08: Architectural Support for Programming Languages and Operating Systems","location":"Seattle WA USA","acronym":"ASPLOS08","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 13th international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1346281.1346317","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1346281.1346317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:38:57Z","timestamp":1750239537000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1346281.1346317"}},"subtitle":["power-efficient and high-performance execution of multi-threaded workloads on CMPs"],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":31,"alternative-id":["10.1145\/1346281.1346317","10.1145\/1346281"],"URL":"https:\/\/doi.org\/10.1145\/1346281.1346317","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1353535.1346317","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1353536.1346317","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/1353534.1346317","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2008,3]]},"assertion":[{"value":"2008-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}