{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:05:41Z","timestamp":1758891941864,"version":"3.41.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2008,4,1]],"date-time":"2008-04-01T00:00:00Z","timestamp":1207008000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF CCR-0311738"],"award-info":[{"award-number":["NSF CCR-0311738"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2008,4]]},"abstract":"<jats:p>DRAM (dynamic random-access memory) energy consumption in low-power embedded systems can be very high, exceeding that of the data cache or even that of the processor. This paper presents and evaluates a scheme for reducing the energy consumption of SDRAM (synchronous DRAM) memory access by a combination of techniques that take advantage of SDRAM energy efficiencies in bank and row access. This is achieved by using small, cachelike structures in the memory controller to prefetch an additional cache block(s) on SDRAM reads and to combine block writes to the same SDRAM row. The results quantify the SDRAM energy consumption of MiBench applications and demonstrate significant savings in SDRAM energy consumption, 23%, on average, and reduction in the energy-delay product, 44%, on average. The approach also improves performance: the CPI is reduced by 26%, on average.<\/jats:p>","DOI":"10.1145\/1347375.1347377","type":"journal-article","created":{"date-parts":[[2008,5,15]],"date-time":"2008-05-15T18:28:05Z","timestamp":1210876085000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Improving SDRAM access energy efficiency for low-power embedded systems"],"prefix":"10.1145","volume":"7","author":[{"given":"Jelena","family":"Trajkovic","sequence":"first","affiliation":[{"name":"University of California, Irvine, California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander V.","family":"Veidenbaum","sequence":"additional","affiliation":[{"name":"University of California, Irvine, California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Kejariwal","sequence":"additional","affiliation":[{"name":"University of California, Irvine, California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,8]]},"reference":[{"volume-title":"Memory Wall Workshop, the 27th Annual International Symposium on Computer Architecture.","author":"Abali B.","key":"e_1_2_1_1_1"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1066116.1066123"},{"volume-title":"Technical Rep. TR-97-1342, Computer Science Department","year":"1997","author":"Burger D.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.92"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"volume-title":"Technical Rep. 94\/8, Digital Western Research Laboratory (Dec.)","year":"1994","author":"Farkas K.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","unstructured":"Goossens K. Gangwal O. P. R\u00f6ver J. and Niranjan A. P. 2004. Interconnect and memory organization in SoCs for advanced set-top boxes and TV \u2014 Evolution analysis and trends. http:\/\/www.homepages.inf.ed.ac.uk\/kgoossen\/2004-interconnectcentric-chap15.pdf.  Goossens K. Gangwal O. P. R\u00f6ver J. and Niranjan A. P. 2004. Interconnect and memory organization in SoCs for advanced set-top boxes and TV \u2014 Evolution analysis and trends. http:\/\/www.homepages.inf.ed.ac.uk\/kgoossen\/2004-interconnectcentric-chap15.pdf."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_9_1","unstructured":"Hennessy J. and Patterson D. 2006. Computer Architecture A Quantitative Approach.   Hennessy J. and Patterson D. 2006. Computer Architecture A Quantitative Approach."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264213"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165154"},{"key":"e_1_2_1_13_1","unstructured":"Kane G. 1988. MIPS RISC Architecture. Prentice-Hall Englewood Cleffs NJ.   Kane G. 1988. MIPS RISC Architecture. Prentice-Hall Englewood Cleffs NJ."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871520"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279404"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_2_1_17_1","unstructured":"Micron. The Micron System-Power Calculator http:\/\/www.micron.com\/products\/dram\/syscalc.html.  Micron. The Micron System-Power Calculator http:\/\/www.micron.com\/products\/dram\/syscalc.html."},{"key":"e_1_2_1_18_1","unstructured":"MicronDataSheet. The Micron: Synchronous DRAM 64Mb x32 Part number: MT48LC2M32B2 http:\/\/download.micron.com\/pdf\/datasheets\/dram\/sdram\/64MSDRAMx32.pdf.  MicronDataSheet. The Micron: Synchronous DRAM 64Mb x32 Part number: MT48LC2M32B2 http:\/\/download.micron.com\/pdf\/datasheets\/dram\/sdram\/64MSDRAMx32.pdf."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"e_1_2_1_20_1","unstructured":"Shivakumar P. and Jouppi N. 1990. Cacti 3.0: An integrated cache timing power and area model. Tech. rep. Digital Equipment Corporation COMPAQ Western Research Lab.  Shivakumar P. and Jouppi N. 1990. Cacti 3.0: An integrated cache timing power and area model. Tech. rep. Digital Equipment Corporation COMPAQ Western Research Lab."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/322108.322110"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/122576.122592"},{"volume-title":"Proceedings of 29th Annual International Symposium on Computer Architecture (May)","author":"Solihin Y.","key":"e_1_2_1_25_1"},{"volume-title":"Technical Rep. ICS-TR-04-02, School of Information and Computer Science","year":"2004","author":"Trajkovic J.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"e_1_2_1_28_1","unstructured":"Wattch. Wattch Version 1.02 http:\/\/www.eecs.harvard.edu\/~dbrooks\/sim-wattch-1.02.tar.gz.  Wattch. Wattch Version 1.02 http:\/\/www.eecs.harvard.edu\/~dbrooks\/sim-wattch-1.02.tar.gz."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264263"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1347375.1347377","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1347375.1347377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:38:58Z","timestamp":1750253938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1347375.1347377"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,4]]}},"alternative-id":["10.1145\/1347375.1347377"],"URL":"https:\/\/doi.org\/10.1145\/1347375.1347377","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2008,4]]},"assertion":[{"value":"2004-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2006-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-05-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}