{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T14:41:59Z","timestamp":1775054519606,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,3,2]],"date-time":"2008-03-02T00:00:00Z","timestamp":1204416000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,3,2]]},"DOI":"10.1145\/1353522.1353528","type":"proceedings-article","created":{"date-parts":[[2008,4,1]],"date-time":"2008-04-01T16:11:28Z","timestamp":1207066288000},"page":"16-19","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Reasoning about the ARM weakly consistent memory model"],"prefix":"10.1145","author":[{"given":"Nathan","family":"Chong","sequence":"first","affiliation":[{"name":"ARM Ltd, Cambridge, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samin","family":"Ishtiaq","sequence":"additional","affiliation":[{"name":"ARM Ltd, Cambridge, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,3,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM. ARM v7A+R Architectural Reference Manual. Available from ARM Ltd.  ARM. ARM v7A+R Architectural Reference Manual. Available from ARM Ltd."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065042"},{"key":"e_1_3_2_1_3_1","volume-title":"Reasoning about parallel architectures","author":"Collier William W","year":"1992","unstructured":"William W Collier . Reasoning about parallel architectures . Prentice-Hall Inc ., 1992 . William W Collier. Reasoning about parallel architectures. Prentice-Hall Inc., 1992."},{"key":"e_1_3_2_1_4_1","volume-title":"Compaq","year":"1998","unstructured":"Compaq. Alpha Architecture Handbook . Compaq , 1998 . Compaq. Alpha Architecture Handbook. Compaq, 1998."},{"key":"e_1_3_2_1_5_1","volume-title":"LogiCal Project","author":"Development Team The Coq","year":"2006","unstructured":"The Coq Development Team . The Coq proof assistant reference manual . LogiCal Project , 2006 . Version 8.1. The Coq Development Team. The Coq proof assistant reference manual. LogiCal Project, 2006. Version 8.1."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1361397.1361417"},{"key":"e_1_3_2_1_7_1","volume-title":"A formalization of a simplified subset of the Alpha shared memory model","author":"Gordon Mike","year":"1994","unstructured":"Mike Gordon . A formalization of a simplified subset of the Alpha shared memory model , 1994 . Manuscript . Mike Gordon. A formalization of a simplified subset of the Alpha shared memory model, 1994. Manuscript."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006710"},{"key":"e_1_3_2_1_9_1","volume-title":"Intel 64 Architecture Memory Ordering White Paper. SKU","year":"1814","unstructured":"Intel. Intel 64 Architecture Memory Ordering White Paper. SKU 3 1814 7-001, August 2007. Intel. Intel 64 Architecture Memory Ordering White Paper. SKU 318147-001, August 2007."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146809.1146811"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.599898"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111037.1111042"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1040305.1040336"},{"key":"e_1_3_2_1_14_1","volume-title":"Formal Methods at the Crossroads","author":"Moore JS","year":"2003","unstructured":"JS Moore . A Grand Challenge Proposal for Formal Methods: A Verified Stack . In Formal Methods at the Crossroads , 2003 . JS Moore. A Grand Challenge Proposal for Formal Methods: A Verified Stack. In Formal Methods at the Crossroads, 2003."},{"key":"e_1_3_2_1_15_1","volume-title":"Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms","author":"Sutter H","year":"2007","unstructured":"H Sutter . Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms . March 2007 . Working draft v0.9.4. H Sutter. Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms. March 2007. Working draft v0.9.4."},{"key":"e_1_3_2_1_16_1","volume-title":"Slind. Analyzing the Intel Itanium Memory Ordering Rules Using Logic Programming and SAT. In Proc of CHARME","author":"Yang Y","year":"2003","unstructured":"Y Yang , G Gopalakrishnan , G Lindstrom , and K Slind. Analyzing the Intel Itanium Memory Ordering Rules Using Logic Programming and SAT. In Proc of CHARME , 2003 . Y Yang, G Gopalakrishnan, G Lindstrom, and K Slind. Analyzing the Intel Itanium Memory Ordering Rules Using Logic Programming and SAT. In Proc of CHARME, 2003."}],"event":{"name":"ASPLOS08: Architectural Support for Programming Languages and Operating Systems","location":"Seattle Washington","acronym":"ASPLOS08","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 2008 ACM SIGPLAN workshop on Memory systems performance and correctness: held in conjunction with the Thirteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '08)"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353522.1353528","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1353522.1353528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:13Z","timestamp":1750254973000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353522.1353528"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3,2]]},"references-count":16,"alternative-id":["10.1145\/1353522.1353528","10.1145\/1353522"],"URL":"https:\/\/doi.org\/10.1145\/1353522.1353528","relation":{},"subject":[],"published":{"date-parts":[[2008,3,2]]},"assertion":[{"value":"2008-03-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}