{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:36Z","timestamp":1759146756249,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,4,5]],"date-time":"2008-04-05T00:00:00Z","timestamp":1207353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,4,5]]},"DOI":"10.1145\/1353610.1353612","type":"proceedings-article","created":{"date-parts":[[2008,4,8]],"date-time":"2008-04-08T16:27:59Z","timestamp":1207672079000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Interconnection lengths and delays estimation for communication links in FPGAs"],"prefix":"10.1145","author":[{"given":"Terrence","family":"Mak","sequence":"first","affiliation":[{"name":"Imperial College, London, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pete","family":"Sedcole","sequence":"additional","affiliation":[{"name":"Imperial College, London, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[{"name":"Imperial College, London, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Imperial College, London, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,4,5]]},"reference":[{"volume-title":"Stratix II Device Family Data Sheet","year":"2005","key":"e_1_3_2_1_1_1","unstructured":"Altera. Stratix II Device Family Data Sheet . 2005 . Altera. Stratix II Device Family Data Sheet. 2005."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639945"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045100"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.251146"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1085064"},{"key":"e_1_3_2_1_7_1","volume-title":"White paper","author":"Bus Architectre BM.","year":"1999","unstructured":"I BM. CoreConnect(TM) Bus Architectre . White paper , 1999 . IBM. CoreConnect(TM) Bus Architectre. White paper, 1999."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117280"},{"key":"e_1_3_2_1_10_1","volume-title":"Introduction to Probability Models","author":"Ross S. M.","year":"2002","unstructured":"S. M. Ross . Introduction to Probability Models . Academic Press , 2002 . S. M. Ross. Introduction to Probability Models. Academic Press, 2002."},{"key":"e_1_3_2_1_12_1","volume-title":"Virtex-E, and Virtex-II FPGAs. Master Thesis in Electrical Engineering","author":"Steiner N. J.","year":"2002","unstructured":"N. J. Steiner . A Standalone Wire Database for Routing and Tracing in Xilinx Virtex , Virtex-E, and Virtex-II FPGAs. Master Thesis in Electrical Engineering , Virginia Polytechnic Institute and State University , 2002 . N. J. Steiner. A Standalone Wire Database for Routing and Tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs. Master Thesis in Electrical Engineering, Virginia Polytechnic Institute and State University, 2002."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8499-9"},{"volume-title":"Virtex-4 Data Sheets","year":"2005","key":"e_1_3_2_1_14_1","unstructured":"Xilinx. Virtex-4 Data Sheets . 2005 . Xilinx. Virtex-4 Data Sheets. 2005."},{"key":"e_1_3_2_1_15_1","unstructured":"Xilinx. Xilinx ISE 8.2i Software Manuals. 2006.  Xilinx. Xilinx ISE 8.2i Software Manuals. 2006."}],"event":{"name":"SLIP08: International Workshop on System Level Interconnect Prediction","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newcastle United Kingdom","acronym":"SLIP08"},"container-title":["Proceedings of the 2008 international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353610.1353612","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1353610.1353612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:28Z","timestamp":1750254988000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353610.1353612"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,5]]},"references-count":14,"alternative-id":["10.1145\/1353610.1353612","10.1145\/1353610"],"URL":"https:\/\/doi.org\/10.1145\/1353610.1353612","relation":{},"subject":[],"published":{"date-parts":[[2008,4,5]]},"assertion":[{"value":"2008-04-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}