{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:38Z","timestamp":1750307798384,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,4,5]],"date-time":"2008-04-05T00:00:00Z","timestamp":1207353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,4,5]]},"DOI":"10.1145\/1353610.1353615","type":"proceedings-article","created":{"date-parts":[[2008,4,8]],"date-time":"2008-04-08T16:27:59Z","timestamp":1207672079000},"page":"19-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Timing optimization in logic with interconnect"],"prefix":"10.1145","author":[{"given":"Arkadiy","family":"Morgenshtein","sequence":"first","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}]},{"given":"Avinoam","family":"Kolodny","sequence":"additional","affiliation":[{"name":"Technion - Israel Institute of Technology, Haifa, Israel"}]}],"member":"320","published-online":{"date-parts":[[2008,4,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Morgan Kaufmann","author":"Sutherland I.","year":"1999","unstructured":"I. Sutherland , B. Sproull , and D. Harris , Logical Effort -- Designing Fast CMOS Circuits , Morgan Kaufmann , 1999 . I. Sutherland, B. Sproull, and D. Harris, Logical Effort -- Designing Fast CMOS Circuits, Morgan Kaufmann, 1999."},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"Logical Effort: Designing for Speed on the Back of an Envelope","author":"Sutherland I.E.","year":"1991","unstructured":"I.E. Sutherland and R.F. Sproull , \" Logical Effort: Designing for Speed on the Back of an Envelope ,\" Proc. of the University of California\/Santa Cruz Conference on Advanced Research in VLSI (ARVLSI) , pp. 1 -- 16 , 1991 . I.E. Sutherland and R.F. Sproull, \"Logical Effort: Designing for Speed on the Back of an Envelope,\" Proc. of the University of California\/Santa Cruz Conference on Advanced Research in VLSI (ARVLSI), pp. 1--16, 1991.","journal-title":"Proc. of the University of California\/Santa Cruz Conference on Advanced Research in VLSI (ARVLSI)"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857400"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847892"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299287"},{"key":"e_1_3_2_1_7_1","first-page":"194","volume-title":"Adison-Wesley","author":"Bakoglu H.B.","year":"1990","unstructured":"H.B. Bakoglu , Circuits, Interconnections and Packaging for VLSI , Adison-Wesley , pp. 194 -- 219 , 1990 . H.B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Adison-Wesley, pp. 194--219, 1990."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"key":"e_1_3_2_1_9_1","first-page":"55","article-title":"Interconnect Effort -- A Unification of Repeater Insertion and Logical Effort","author":"Srinivasaraghavan S.","year":"2003","unstructured":"S. Srinivasaraghavan and W. Burleson , \" Interconnect Effort -- A Unification of Repeater Insertion and Logical Effort ,\" Proc. of the IEEE Computer Society Annual Symposium on VLSI , pp. 55 -- 61 , February 2003 . S. Srinivasaraghavan and W. Burleson, \"Interconnect Effort -- A Unification of Repeater Insertion and Logical Effort,\" Proc. of the IEEE Computer Society Annual Symposium on VLSI, pp. 55--61, February 2003.","journal-title":"Proc. of the IEEE Computer Society Annual Symposium on VLSI"},{"key":"e_1_3_2_1_10_1","first-page":"766","article-title":"Repeaters Insertion in Deep Submicron CMOS: Ramp-based Analytical Model and Placement Sensitivity Analysis","author":"Nalamalpu A.","year":"2000","unstructured":"A. Nalamalpu and W. Burleson , \" Repeaters Insertion in Deep Submicron CMOS: Ramp-based Analytical Model and Placement Sensitivity Analysis ,\" Proc. of the IEEE Int'l Symposium on Circuits and Systems , pp. 766 -- 769 , May 2000 . A. Nalamalpu and W.Burleson, \"Repeaters Insertion in Deep Submicron CMOS: Ramp-based Analytical Model and Placement Sensitivity Analysis,\" Proc. of the IEEE Int'l Symposium on Circuits and Systems, pp. 766--769, May 2000.","journal-title":"Proc. of the IEEE Int'l Symposium on Circuits and Systems"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"e_1_3_2_1_12_1","first-page":"2106","article-title":"Generalized Delay Optimization of Resistive Interconnections through an Extension of Logical Effort","author":"Venkat K.","year":"1993","unstructured":"K. Venkat , \" Generalized Delay Optimization of Resistive Interconnections through an Extension of Logical Effort ,\" Proc. of the IEEE Int'l Symposium on Circuits and Systems , pp. 2106 -- 2109 , May 1993 . K. Venkat, \"Generalized Delay Optimization of Resistive Interconnections through an Extension of Logical Effort,\" Proc. of the IEEE Int'l Symposium on Circuits and Systems, pp. 2106--2109, May 1993.","journal-title":"Proc. of the IEEE Int'l Symposium on Circuits and Systems"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886400"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_3_2_1_15_1","unstructured":"Predictive Technology Model http:\/\/www.eas.asu.edu\/~ptm\/  Predictive Technology Model http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"e_1_3_2_1_16_1","unstructured":"Virtuoso Advanced Analysis Tools User Guide http:\/\/www.ece.uci.edu\/eceware\/cadence\/aatoolsuser\/chap3.html  Virtuoso Advanced Analysis Tools User Guide http:\/\/www.ece.uci.edu\/eceware\/cadence\/aatoolsuser\/chap3.html"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120845"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/333032.333045"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/383251.383256"},{"key":"e_1_3_2_1_20_1","first-page":"56","article-title":"Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Designs","author":"Cao Yu","year":"2000","unstructured":"Yu Cao , C. Hu , X. Huang , A.B. Kahng , S. Muddu , D. Stroobandt , D. Sylvester , \" Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Designs ,\" Digest of Tech. Paper, ICCAD , pp. 56 -- 61 , November 2000 . Yu Cao, C. Hu, X. Huang, A.B. Kahng, S. Muddu, D. Stroobandt, D. Sylvester, \"Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Designs,\" Digest of Tech. Paper, ICCAD, pp. 56--61, November 2000.","journal-title":"Digest of Tech. Paper, ICCAD"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863750"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"}],"event":{"name":"SLIP08: International Workshop on System Level Interconnect Prediction","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newcastle United Kingdom","acronym":"SLIP08"},"container-title":["Proceedings of the 2008 international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353610.1353615","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1353610.1353615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:28Z","timestamp":1750254988000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353610.1353615"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,5]]},"references-count":21,"alternative-id":["10.1145\/1353610.1353615","10.1145\/1353610"],"URL":"https:\/\/doi.org\/10.1145\/1353610.1353615","relation":{},"subject":[],"published":{"date-parts":[[2008,4,5]]},"assertion":[{"value":"2008-04-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}