{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:38Z","timestamp":1750307798077,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,4,5]],"date-time":"2008-04-05T00:00:00Z","timestamp":1207353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,4,5]]},"DOI":"10.1145\/1353610.1353620","type":"proceedings-article","created":{"date-parts":[[2008,4,8]],"date-time":"2008-04-08T16:27:59Z","timestamp":1207672079000},"page":"43-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Parallel vs. serial on-chip communication"],"prefix":"10.1145","author":[{"given":"Rostislav Reuven","family":"Dobkin","sequence":"first","affiliation":[{"name":"Technion -- Israel Institute of Technology, Haifa, Israel"}]},{"given":"Arkadiy","family":"Morgenshtein","sequence":"additional","affiliation":[{"name":"Technion -- Israel Institute of Technology, Haifa, Israel"}]},{"given":"Avinoam","family":"Kolodny","sequence":"additional","affiliation":[{"name":"Technion -- Israel Institute of Technology, Haifa, Israel"}]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[{"name":"Technion -- Israel Institute of Technology, Haifa, Israel"}]}],"member":"320","published-online":{"date-parts":[[2008,4,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2005. International Technology Roadmap for Semiconductors 2005."},{"key":"e_1_3_2_1_2_1","volume-title":"ISCAS, 600--603","author":"Morgenshtein A.","year":"2005","unstructured":"A. Morgenshtein , , \" Low-Leakage Repeaters for NoC Interconnects \", ISCAS, 600--603 , 2005 . A. Morgenshtein, et al., \"Low-Leakage Repeaters for NoC Interconnects\", ISCAS, 600--603, 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117301"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.20"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.17"},{"key":"e_1_3_2_1_6_1","volume-title":"NoC Workshop, DATE","author":"Dobkin R.","year":"2006","unstructured":"R. Dobkin , High-Speed Serial Interconnect for NoC,\" NoC Workshop, DATE , 2006 . R. Dobkin, et al., \"High-Speed Serial Interconnect for NoC,\" NoC Workshop, DATE, 2006."},{"key":"e_1_3_2_1_7_1","volume-title":"EE Dept.","author":"Dobkin R.","year":"2005","unstructured":"R. Dobkin , , \" Fast Asynchronous Bit-Serial Interconnects for Network-on-Chip,\" CCIT TR529 , EE Dept. , Technion , 2005 . R. Dobkin, et al., \"Fast Asynchronous Bit-Serial Interconnects for Network-on-Chip,\" CCIT TR529, EE Dept., Technion, 2005."},{"issue":"4","key":"e_1_3_2_1_8_1","first-page":"772","article-title":"Pulsed Current-Mode Signaling for Nearly Speed-of-Light Intrachip Communication","volume":"41","author":"Jose A.P.","year":"2006","unstructured":"A.P. Jose , , \" Pulsed Current-Mode Signaling for Nearly Speed-of-Light Intrachip Communication ,\" JSSC , 41 ( 4 ), 772 -- 780 , 2006 . A.P. Jose, et al., \"Pulsed Current-Mode Signaling for Nearly Speed-of-Light Intrachip Communication,\" JSSC, 41(4), 772--780, 2006.","journal-title":"JSSC"},{"key":"e_1_3_2_1_9_1","volume-title":"Interconnect IP for gigascale system-on-chip,\" ECCTD, 116--120","author":"Saastamoinen I.","year":"2001","unstructured":"I. Saastamoinen , , \" Interconnect IP for gigascale system-on-chip,\" ECCTD, 116--120 , 2001 . I. Saastamoinen, et al., \"Interconnect IP for gigascale system-on-chip,\" ECCTD, 116--120, 2001."},{"key":"e_1_3_2_1_10_1","volume-title":"High-speed Serial Communication with Error Correction In 0.25\u03bcm CMOS Technology,\" ISCAS, 618--621","author":"Suutari T.","year":"2001","unstructured":"T. Suutari , , \" High-speed Serial Communication with Error Correction In 0.25\u03bcm CMOS Technology,\" ISCAS, 618--621 , 2001 . T. Suutari, et al., \"High-speed Serial Communication with Error Correction In 0.25\u03bcm CMOS Technology,\" ISCAS, 618--621, 2001."},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. VLSI Circuits, 104--107","author":"Lee S.J.","year":"2005","unstructured":"S.J. Lee , Adaptive Network-on-Chip with Wave-front Train Serialization Scheme ,\" Proc. VLSI Circuits, 104--107 , 2005 . S.J. Lee, et al., \"Adaptive Network-on-Chip with Wave-front Train Serialization Scheme,\" Proc. VLSI Circuits, 104--107, 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853611"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902209"},{"key":"e_1_3_2_1_14_1","volume-title":"A High-Speed Clockless Serial Link Transceiver,\" ASYNC, 151--161","author":"Teifel J.","year":"2003","unstructured":"J. Teifel , , \" A High-Speed Clockless Serial Link Transceiver,\" ASYNC, 151--161 , 2003 . J. Teifel, et al., \"A High-Speed Clockless Serial Link Transceiver,\" ASYNC, 151--161, 2003."},{"key":"e_1_3_2_1_15_1","unstructured":"C.K.K. Yang \"Design of High-Speed Serial Links in CMOS\" PhD Stanford U. 1998. C.K.K. Yang \"Design of High-Speed Serial Links in CMOS\" PhD Stanford U. 1998."},{"key":"e_1_3_2_1_16_1","unstructured":"S. Sidiropoulos \"High Performance Inter-Chip Signaling \" Tech. Rep. CSL-TR-98-760 Stanford U. 1998. S. Sidiropoulos \"High Performance Inter-Chip Signaling \" Tech. Rep. CSL-TR-98-760 Stanford U. 1998."},{"key":"e_1_3_2_1_17_1","unstructured":"W.F. Ellersick \"Data Converters for High Speed CMOS Links \" PhD Thesis Stanford Univ. 2001. W.F. Ellersick \"Data Converters for High Speed CMOS Links \" PhD Thesis Stanford Univ. 2001."},{"key":"e_1_3_2_1_18_1","first-page":"116","volume-title":"Int. Symp. VLSI Circuits","author":"Johansson H.O.","year":"1996","unstructured":"H.O. Johansson , A 4 Gsamples\/s Line-Receiver in 0. 8 um CMOS,\" Proc . Int. Symp. VLSI Circuits , pp. 116 -- 117 , 1996 . H.O. Johansson, et al., \"A 4 Gsamples\/s Line-Receiver in 0.8 um CMOS,\" Proc. Int. Symp. VLSI Circuits, pp. 116--117, 1996."},{"key":"e_1_3_2_1_19_1","volume-title":"High Speed CMOS Chip to Chip Communication Circuit,\" ISCAS, 2228--2231","author":"C. Svensson","year":"1991","unstructured":"C. Svensson et al. , \" High Speed CMOS Chip to Chip Communication Circuit,\" ISCAS, 2228--2231 , 1991 . C. Svensson et al., \"High Speed CMOS Chip to Chip Communication Circuit,\" ISCAS, 2228--2231, 1991."},{"key":"e_1_3_2_1_20_1","unstructured":"M.J.E. Lee \"An Efficient I\/O and Clock Recovery for TERABIT Integrated Circuits Design \" PhD Thesis Stanford Univ. 2001. M.J.E. Lee \"An Efficient I\/O and Clock Recovery for TERABIT Integrated Circuits Design \" PhD Thesis Stanford Univ. 2001."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"W. Bainbridge S. Furber \"Delay Insensitive System-on-Chip Interconnect using 1-of-4 encoding\" ASYNC 118--126 2001. W. Bainbridge S. Furber \"Delay Insensitive System-on-Chip Interconnect using 1-of-4 encoding\" ASYNC 118--126 2001.","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"e_1_3_2_1_22_1","volume-title":"Long Wires and Asynchronous Control,\" ASYNC, 240--249","author":"Ho R.","year":"2004","unstructured":"R. Ho , , \" Long Wires and Asynchronous Control,\" ASYNC, 240--249 , 2004 . R. Ho, et al., \"Long Wires and Asynchronous Control,\" ASYNC, 240--249, 2004."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.850086"},{"key":"e_1_3_2_1_24_1","volume-title":"A 3-Level Asynchronous protocol for a Differential Two-Wire Communication Link,\" JSSC, 29(9)","author":"Svensson C.","year":"1994","unstructured":"C. Svensson , , \" A 3-Level Asynchronous protocol for a Differential Two-Wire Communication Link,\" JSSC, 29(9) , 1994 . C. Svensson, et al., \"A 3-Level Asynchronous protocol for a Differential Two-Wire Communication Link,\" JSSC, 29(9), 1994."},{"key":"e_1_3_2_1_25_1","volume-title":"Comparative Analysis of Serial vs. Parallel Links in Networks on Chip,\" SoC, 185--188","author":"Morgenshtein A.","year":"2004","unstructured":"A. Morgenshtein , , \" Comparative Analysis of Serial vs. Parallel Links in Networks on Chip,\" SoC, 185--188 , 2004 . A. Morgenshtein, et al., \"Comparative Analysis of Serial vs. Parallel Links in Networks on Chip,\" SoC, 185--188, 2004."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581661"},{"key":"e_1_3_2_1_27_1","volume-title":"Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips,\" HOTI, 10--14","author":"Xu J.","year":"2003","unstructured":"J. Xu , , \" Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips,\" HOTI, 10--14 , 2003 . J. Xu, et al., \"Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips,\" HOTI, 10--14, 2003."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.711317"},{"key":"e_1_3_2_1_29_1","volume-title":"Self-Timed Pipeline,\" ASYNC, 37--46","author":"Winters B.D.","year":"2002","unstructured":"B.D. Winters , , \" A Negative-Overhead , Self-Timed Pipeline,\" ASYNC, 37--46 , 2002 . B.D. Winters, et al., \"A Negative-Overhead, Self-Timed Pipeline,\" ASYNC, 37--46, 2002."},{"key":"e_1_3_2_1_30_1","volume-title":"A Crosstalk Aware Interconnect with Variable Cycle Transmission,\" DATE: 102--107","author":"Li L.","year":"2004","unstructured":"L. Li , , \" A Crosstalk Aware Interconnect with Variable Cycle Transmission,\" DATE: 102--107 , 2004 . L. Li, et al., \"A Crosstalk Aware Interconnect with Variable Cycle Transmission,\" DATE: 102--107, 2004."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884148"},{"key":"e_1_3_2_1_32_1","volume-title":"Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR),\" ARVLSI, 55--70","author":"Dean M.T.","year":"1991","unstructured":"M.T. Dean , , \" Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR),\" ARVLSI, 55--70 , 1991 . M.T. Dean, et al., \"Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR),\" ARVLSI, 55--70, 1991."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.537126"},{"key":"e_1_3_2_1_34_1","unstructured":"DS-DE IEEE1355-1955 http:\/\/grouper.ieee.org\/groups\/1355\/ index.html. DS-DE IEEE1355-1955 http:\/\/grouper.ieee.org\/groups\/1355\/ index.html."},{"key":"e_1_3_2_1_35_1","volume-title":"The Design and Implementation of a First-Generation CELL Processor,\" ISSCC, 184--592","author":"Pham D.","year":"2005","unstructured":"D. Pham , , \" The Design and Implementation of a First-Generation CELL Processor,\" ISSCC, 184--592 , 2005 . D.Pham, et al., \"The Design and Implementation of a First-Generation CELL Processor,\" ISSCC, 184--592, 2005."},{"key":"e_1_3_2_1_36_1","unstructured":"International Technology Roadmap for Semiconductors 2003. International Technology Roadmap for Semiconductors 2003."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"R. Ginosar \"Fourteen Ways to Fool Your Synchronizer \" ASYNC 89--96 2003. R. Ginosar \"Fourteen Ways to Fool Your Synchronizer \" ASYNC 89--96 2003.","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"e_1_3_2_1_38_1","volume-title":"EE Dept","author":"Dobkin R.","year":"2007","unstructured":"R. Dobkin , R. Ginosar , \"Zero phase latency synchronizers using four and two phase protocols,\" TR , EE Dept , Technion , 2007 , www.ee.technion.ac.il\/~ran\/papers\/zerolatency.pdf. R. Dobkin, R. Ginosar, \"Zero phase latency synchronizers using four and two phase protocols,\" TR, EE Dept, Technion, 2007, www.ee.technion.ac.il\/~ran\/papers\/zerolatency.pdf."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117284"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117285"},{"key":"e_1_3_2_1_41_1","volume-title":"The Certainty of Uncertainty: Randomness in Nanometer Design,\" PATMOS, 36--47","author":"Chang H.","year":"2004","unstructured":"H. Chang , , \" The Certainty of Uncertainty: Randomness in Nanometer Design,\" PATMOS, 36--47 , 2004 . H. Chang, et al., \"The Certainty of Uncertainty: Randomness in Nanometer Design,\" PATMOS, 36--47, 2004."},{"issue":"2","key":"e_1_3_2_1_42_1","first-page":"183","article-title":"Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration","volume":"37","author":"Bowman K.A.","year":"2002","unstructured":"K.A. Bowman , , \" Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration ,\" JSSC , 37 ( 2 ): 183 -- 189 , 2002 . K.A. Bowman, et al., \"Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration,\" JSSC, 37(2):183--189, 2002.","journal-title":"JSSC"},{"key":"e_1_3_2_1_43_1","volume-title":"Adison-Wesley, 194--219","author":"Bakoglu H.B.","year":"1990","unstructured":"H.B. Bakoglu , \"Circuits , Interconnections and Packaging for VLSI \", Adison-Wesley, 194--219 , 1990 . H.B. Bakoglu, \"Circuits, Interconnections and Packaging for VLSI\", Adison-Wesley, 194--219, 1990."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886400"},{"key":"e_1_3_2_1_46_1","volume-title":"Interconnect models","author":"Predictive Technology","year":"2005","unstructured":"Predictive Technology Model (PTM) , Interconnect models , 2005 , http:\/\/www.eas.asu.edu\/~ptm. Predictive Technology Model (PTM), Interconnect models, 2005, http:\/\/www.eas.asu.edu\/~ptm."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801624"},{"key":"e_1_3_2_1_48_1","volume-title":"Repeater Insertion in RLC Lines for Minimum Propagation Delay,\" ISCAS, 404--407","author":"Ismail Y.I.","year":"1999","unstructured":"Y.I. Ismail , , \" Repeater Insertion in RLC Lines for Minimum Propagation Delay,\" ISCAS, 404--407 , 1999 . Y.I. Ismail, et al., \"Repeater Insertion in RLC Lines for Minimum Propagation Delay,\" ISCAS, 404--407, 1999."},{"key":"e_1_3_2_1_49_1","volume-title":"EE Dept","author":"Dobkin R.","year":"2007","unstructured":"R. Dobkin , Parallel vs. Serial On-Chip Communication,\" CCIT Report , EE Dept , Technion , December 2007 (www.ee.technion.ac.il\/~ran\/papers\/parallelserial 2007.pdf). R. Dobkin, et al., \"Parallel vs. Serial On-Chip Communication,\" CCIT Report, EE Dept, Technion, December 2007 (www.ee.technion.ac.il\/~ran\/papers\/parallelserial 2007.pdf)."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863750"},{"key":"e_1_3_2_1_51_1","volume-title":"Effects of global interconnect optimizations on performance estimation of deep submicron designs,\" CAD, 56--61","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , , \" Effects of global interconnect optimizations on performance estimation of deep submicron designs,\" CAD, 56--61 , 2000 . Y. Cao, et al., \"Effects of global interconnect optimizations on performance estimation of deep submicron designs,\" CAD, 56--61, 2000."},{"key":"e_1_3_2_1_52_1","volume-title":"Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Designs,\" IEEE\/ACM CAD, 56--61","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , , \" Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Designs,\" IEEE\/ACM CAD, 56--61 , 2000 . Y. Cao, et al., \"Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Designs,\" IEEE\/ACM CAD, 56--61, 2000."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344568"}],"event":{"name":"SLIP08: International Workshop on System Level Interconnect Prediction","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newcastle United Kingdom","acronym":"SLIP08"},"container-title":["Proceedings of the 2008 international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353610.1353620","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1353610.1353620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:28Z","timestamp":1750254988000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353610.1353620"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,5]]},"references-count":53,"alternative-id":["10.1145\/1353610.1353620","10.1145\/1353610"],"URL":"https:\/\/doi.org\/10.1145\/1353610.1353620","relation":{},"subject":[],"published":{"date-parts":[[2008,4,5]]},"assertion":[{"value":"2008-04-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}