{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:29Z","timestamp":1759147229370,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,4,5]],"date-time":"2008-04-05T00:00:00Z","timestamp":1207353600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,4,5]]},"DOI":"10.1145\/1353610.1353621","type":"proceedings-article","created":{"date-parts":[[2008,4,8]],"date-time":"2008-04-08T16:27:59Z","timestamp":1207672079000},"page":"51-58","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Global interconnections in FPGAs"],"prefix":"10.1145","author":[{"given":"Terrence","family":"Mak","sequence":"first","affiliation":[{"name":"Imperial College, London, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Crescenzo","family":"D'Alessandro","sequence":"additional","affiliation":[{"name":"Newcastle University, Newcastle, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pete","family":"Sedcole","sequence":"additional","affiliation":[{"name":"Imperial College, London, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[{"name":"Imperial College, London, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[{"name":"Newcastle University, Newcastle, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Imperial College, London, United Kngdm"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,4,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Circuits, Interconnections, and Packaging for VLSI","author":"Bakoglu H.","year":"1990","unstructured":"H. Bakoglu . Circuits, Interconnections, and Packaging for VLSI . Addison-Wesley Publishing Company , 1990 . H. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley Publishing Company, 1990."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.14"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842898"},{"key":"e_1_3_2_1_5_1","volume-title":"Method and Apparatus for Communication within a Prorammable Logic Device Using Serial Transceivers. US Patent No. 7062586 B2","author":"Donlin A.","year":"2006","unstructured":"A. Donlin and B. New . Method and Apparatus for Communication within a Prorammable Logic Device Using Serial Transceivers. US Patent No. 7062586 B2 , 2006 . A. Donlin and B. New. Method and Apparatus for Communication within a Prorammable Logic Device Using Serial Transceivers. US Patent No. 7062586 B2, 2006."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902209"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270299"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120739"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"e_1_3_2_1_12_1","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey J.","year":"2003","unstructured":"J. Rabaey , A. Chandrakasan , and B. Nikolic . Digital Integrated Circuits: A Design Perspective . Prentice-Hall , 2003 . J. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, 2003."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774614"},{"issue":"7","key":"e_1_3_2_1_15_1","volume":"14","author":"Wang G.","year":"2006","unstructured":"G. Wang , S. Sivaswamy , C. Ababei , K. Bazargan , R. Kastner , and E. Bozorgzadeh . Statistical Analysis and Design of HARP FPGAs. IEEE Trans. on VLSI Systems , 14 ( 7 ), 2006 . G. Wang, S. Sivaswamy, C. Ababei, K. Bazargan, R. Kastner, and E. Bozorgzadeh. Statistical Analysis and Design of HARP FPGAs. IEEE Trans. on VLSI Systems, 14(7), 2006.","journal-title":"Statistical Analysis and Design of HARP FPGAs. IEEE Trans. on VLSI Systems"},{"volume-title":"FPGA Editor","year":"2000","key":"e_1_3_2_1_16_1","unstructured":"Xilinx. FPGA Editor Guide - - 3.1i. 2000 . Xilinx. FPGA Editor Guide -- 3.1i. 2000."},{"volume-title":"Virtex-4 Data Sheets","year":"2005","key":"e_1_3_2_1_17_1","unstructured":"Xilinx. Virtex-4 Data Sheets . 2005 . Xilinx. Virtex-4 Data Sheets. 2005."}],"event":{"name":"SLIP08: International Workshop on System Level Interconnect Prediction","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newcastle United Kingdom","acronym":"SLIP08"},"container-title":["Proceedings of the 2008 international workshop on System level interconnect prediction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353610.1353621","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1353610.1353621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:28Z","timestamp":1750254988000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1353610.1353621"}},"subtitle":["modeling and performance analysis"],"short-title":[],"issued":{"date-parts":[[2008,4,5]]},"references-count":17,"alternative-id":["10.1145\/1353610.1353621","10.1145\/1353610"],"URL":"https:\/\/doi.org\/10.1145\/1353610.1353621","relation":{},"subject":[],"published":{"date-parts":[[2008,4,5]]},"assertion":[{"value":"2008-04-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}