{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:47Z","timestamp":1750307747245,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,4,6]],"date-time":"2008-04-06T00:00:00Z","timestamp":1207440000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,4,6]]},"DOI":"10.1145\/1356058.1356075","type":"proceedings-article","created":{"date-parts":[[2008,4,8]],"date-time":"2008-04-08T16:27:59Z","timestamp":1207672079000},"page":"124-133","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Modulo scheduling for highly customized datapaths to increase hardware reusability"],"prefix":"10.1145","author":[{"given":"Kevin","family":"Fan","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyun hul","family":"Park","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manjunath","family":"Kudlur","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S ott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,4,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564019"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781165"},{"key":"e_1_3_2_1_3_1","first-page":"141","volume-title":"Proc. of the 36th Annual International Symposium on Microarchitecture","author":"Ciricescu S.","year":"2003","unstructured":"Ciricescu , S. , Essick , R. , Lucas , B. , May , P. , Moat , K. , Norris , J. , Schuette , M. , and Saidi , A . The reconfigurable streaming vector processor (RSVP) . In Proc. of the 36th Annual International Symposium on Microarchitecture ( 2003 ), pp. 141 -- 150 . Ciricescu, S., Essick, R., Lucas, B., May, P., Moat, K., Norris, J., Schuette, M., and Saidi, A. The reconfigurable streaming vector processor (RSVP). In Proc. of the 36th Annual International Symposium on Microarchitecture (2003), pp. 141--150."},{"key":"e_1_3_2_1_4_1","volume-title":"The Satisfiability Modulo Theories Competition (SMT-COMP) (Aug.","author":"de Moura L.","year":"2006","unstructured":"de Moura , L. , and Dutertre , B . Yices 1.0: An efficient SMT solver . In The Satisfiability Modulo Theories Competition (SMT-COMP) (Aug. 2006 ). de Moura, L., and Dutertre, B. Yices 1.0: An efficient SMT solver. In The Satisfiability Modulo Theories Competition (SMT-COMP) (Aug. 2006)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795752"},{"key":"e_1_3_2_1_6_1","volume-title":"Bulldog: A Compiler for VLIW Architectures","author":"Ellis J.","year":"1985","unstructured":"Ellis , J. Bulldog: A Compiler for VLIW Architectures . MIT Press , Cambridge, MA , 1985 . Ellis, J. Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, MA, 1985."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.17"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176322"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300982"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876436"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977671"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173050"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774874"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/523967"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3169-9","volume-title":"Code Optimization Techniques for Embedded Processors -- Methods, Algorithms, and Tools","author":"Leupers R.","year":"2000","unstructured":"Leupers , R. Code Optimization Techniques for Embedded Processors -- Methods, Algorithms, and Tools . Kluwer Academic Publishers , Boston, MA , 2000 . Leupers, R. Code Optimization Techniques for Embedded Processors -- Methods, Algorithms, and Tools. Kluwer Academic Publishers, Boston, MA, 2000."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/646664.700601"},{"key":"e_1_3_2_1_17_1","volume-title":"Code Generation for Embedded Processors","author":"Marwedel P.","year":"1995","unstructured":"Marwedel , P. , and Goossens , G . Code Generation for Embedded Processors . Kluwer Academic Publishers , Boston , 1995 . Marwedel, P., and Goossens, G. Code Generation for Embedded Processors. Kluwer Academic Publishers, Boston, 1995."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016726"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022741"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1137\/S003614450342480"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290966"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.291004"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176778"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360142"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015341305426"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502235"}],"event":{"name":"CGO '08: 6th Annual IEEE \/ ACM International Symposium on Code Generation and Optimization","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Boston MA USA","acronym":"CGO '08"},"container-title":["Proceedings of the 6th annual IEEE\/ACM international symposium on Code generation and optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1356058.1356075","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1356058.1356075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:39:09Z","timestamp":1750253949000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1356058.1356075"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,6]]},"references-count":28,"alternative-id":["10.1145\/1356058.1356075","10.1145\/1356058"],"URL":"https:\/\/doi.org\/10.1145\/1356058.1356075","relation":{},"subject":[],"published":{"date-parts":[[2008,4,6]]},"assertion":[{"value":"2008-04-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}