{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:23Z","timestamp":1750307783509,"version":"3.41.0"},"reference-count":15,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2007,12]]},"abstract":"<jats:p>As a result of the increasing requirements of present and future computation intensive applications, there have been many fundamentally divergent approaches such as the Blue-Gene, TRIPS, HERO, Cascade spurred in order to provide increased performance at node level in supercomputing clusters. The design of the node architecture should be such that 'Cost-Effective Supercomputing' is realized without compromising on the requirements of the ever-performance hungry grand challenge applications. However, to increase performance at the cluster level, scalability and likewise tackling the mapping complexity across the large cluster of nodes becomes critical. The potential of such a node architecture can be fully exploited only with an appropriate cluster architecture. In an attempt to address these issues for efficient and Cost-Effective Supercomputing, we propose a novel paradigm for designing High Performance Clusters, in two papers. In paper-II, we discuss the design of operating system and cluster architecture. In this paper, we present a node architecture model based on the Memory In Processor paradigm and discuss the related architectural aspects (ISA, compiler, network interconnection etc). We provide a design space based on the proposed model for which a simulator is developed, with the help of which the performance of such a node architecture is outlined.<\/jats:p>","DOI":"10.1145\/1360464.1360466","type":"journal-article","created":{"date-parts":[[2008,4,8]],"date-time":"2008-04-08T15:40:00Z","timestamp":1207669200000},"page":"49-60","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Future generation supercomputers I"],"prefix":"10.1145","volume":"35","author":[{"given":"N.","family":"Venkateswaran","sequence":"first","affiliation":[{"name":"WAran Research Foundation (WARFT), Chennai, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhavan","family":"Manivannan","sequence":"additional","affiliation":[{"name":"WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T P Ramnath","family":"Sai Sagar","sequence":"additional","affiliation":[{"name":"WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shyamsundar","family":"Gopalakrishnan","sequence":"additional","affiliation":[{"name":"WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"VinothKrishnan","family":"Elangovan","sequence":"additional","affiliation":[{"name":"WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Chandrasekar","sequence":"additional","affiliation":[{"name":"WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prem Kumar","family":"Ramesh","sequence":"additional","affiliation":[{"name":"Former WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viswanath","family":"Venkatesan","sequence":"additional","affiliation":[{"name":"Former WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arvindakshan","family":"Babu","sequence":"additional","affiliation":[{"name":"Former WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sudharshan","sequence":"additional","affiliation":[{"name":"Former WARFT"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Thomas L. Sterling Hans P. Zima \"Gilgamesh: a multithreaded processor-in-memory architecture for petaflops computing\" in Proceedings of the 2002 ACM\/IEEE conference on Supercomputing   Thomas L. Sterling Hans P. Zima \"Gilgamesh: a multithreaded processor-in-memory architecture for petaflops computing\" in Proceedings of the 2002 ACM\/IEEE conference on Supercomputing","DOI":"10.1109\/SC.2002.10061"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024295.1024298"},{"key":"e_1_2_1_5_1","unstructured":"Wen-Mei Hwu \"EPIC Architectures and Compiler Overview\" SUN Microsystems Seminar December 1998  Wen-Mei Hwu \"EPIC Architectures and Compiler Overview\" SUN Microsystems Seminar December 1998"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360464.1360467"},{"key":"e_1_2_1_7_1","unstructured":"Madhavan Manivannan \"A Generalized Methodology for On-Node Network Design in Heterogeneous Multi-core Memory In Processor Architectures\" A Thesis Proposal Submitted to Waran Research Foundation 2007 www.warftindia.org\/thesis\/maddy.pdf  Madhavan Manivannan \"A Generalized Methodology for On-Node Network Design in Heterogeneous Multi-core Memory In Processor Architectures\" A Thesis Proposal Submitted to Waran Research Foundation 2007 www.warftindia.org\/thesis\/maddy.pdf"},{"key":"e_1_2_1_8_1","unstructured":"Shyamsundar Gopalakrishnan \"High Performance Node Architecture for Supercomputing Clusters: A Generalized Design Methodology and Development of CAD Environment\" A Thesis Proposal Submitted to Waran Research Foundation 2006 www.warftindia.org\/thesis\/shysun.pdf  Shyamsundar Gopalakrishnan \"High Performance Node Architecture for Supercomputing Clusters: A Generalized Design Methodology and Development of CAD Environment\" A Thesis Proposal Submitted to Waran Research Foundation 2006 www.warftindia.org\/thesis\/shysun.pdf"},{"key":"e_1_2_1_9_1","unstructured":"Deepak  Srinivasan \"A Generalized Methodology For Power and Temperature Optimization In Heterogeneous Multi-core Memory In Processor Node Architectures\" A Thesis Proposal Submitted to Waran Research Foundation 2007 www.warftindia.org\/thesis\/bak.pdf  Deepak Srinivasan \"A Generalized Methodology For Power and Temperature Optimization In Heterogeneous Multi-core Memory In Processor Node Architectures\" A Thesis Proposal Submitted to Waran Research Foundation 2007 www.warftindia.org\/thesis\/bak.pdf"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.279"},{"key":"e_1_2_1_11_1","unstructured":"Srinivas  Sridharan \"Memory-In-Processor: A Supercomputer Architecture to Pole-vault the Memory Wall\" A Thesis Submitted to Waran Research Foundation 2002 www.warftindia.org\/thesis\/srinivas.pdf  Srinivas Sridharan \"Memory-In-Processor: A Supercomputer Architecture to Pole-vault the Memory Wall\" A Thesis Submitted to Waran Research Foundation 2002 www.warftindia.org\/thesis\/srinivas.pdf"},{"key":"e_1_2_1_12_1","unstructured":"Karthik Chandrasekar \"SuperComputer On a Chip: Design and Implementation\" www.warftindia.org\/generic.php?cat=dhiy  Karthik Chandrasekar \"SuperComputer On a Chip: Design and Implementation\" www.warftindia.org\/generic.php?cat=dhiy"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_2_1_14_1","unstructured":"Niranjan Kumar Soundararajan \"Hardware Compilation concept for the MIP S.C.O.C and Hierarchically-based Multiple Host System for the MIP cluster\" A Thesis Submitted to Waran Research Foundation 2002 www.warftindia.org\/thesis\/niranjan.pdf  Niranjan Kumar Soundararajan \"Hardware Compilation concept for the MIP S.C.O.C and Hierarchically-based Multiple Host System for the MIP cluster\" A Thesis Submitted to Waran Research Foundation 2002 www.warftindia.org\/thesis\/niranjan.pdf"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.06.001"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1360464.1360466","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1360464.1360466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:09Z","timestamp":1750254969000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1360464.1360466"}},"subtitle":["a paradigm for node architecture"],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":15,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,12]]}},"alternative-id":["10.1145\/1360464.1360466"],"URL":"https:\/\/doi.org\/10.1145\/1360464.1360466","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2007,12]]},"assertion":[{"value":"2007-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}