{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:23Z","timestamp":1750307783626,"version":"3.41.0"},"reference-count":14,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science, and Technology","doi-asserted-by":"publisher","award":["16100001"],"award-info":[{"award-number":["16100001"]}],"id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2007,12]]},"abstract":"<jats:p>To find the optimal pipeline design point by considering both performance and power objectives has been one focus of interest in recent researches. However, we found that previous papers did not consider deepening or shrinking pipeline depth dynamically during the program execution. In this paper, with the adoption of the earlier proposed Pipeline Stage Unification (PSU) method, we studied the relationship between power\/performance and pipeline depth in processors with a pipeline of multi-usable depths. Our evaluation results of SPECint2000 benchmarks shown in this paper illustrate that the PSU adoption can achieve good efficiency for platforms which concern both energy and performance, even after the utilization of complex clock gating.<\/jats:p>","DOI":"10.1145\/1360464.1360470","type":"journal-article","created":{"date-parts":[[2008,4,8]],"date-time":"2008-04-08T15:40:00Z","timestamp":1207669200000},"page":"3-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Optimal pipeline depth with pipeline stage unification adoption"],"prefix":"10.1145","volume":"35","author":[{"given":"Jun","family":"Yao","sequence":"first","affiliation":[{"name":"Kyoto Univ., Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinobu","family":"Miwa","sequence":"additional","affiliation":[{"name":"Tokyo Univ. of Agriculture and Technology, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hajime","family":"Shimada","sequence":"additional","affiliation":[{"name":"Kyoto Univ., Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinji","family":"Tomita","sequence":"additional","affiliation":[{"name":"Kyoto Univ., Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956566"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545218"},{"key":"e_1_2_1_6_1","unstructured":"A. HYODO M. MUROYAMA and H. YASUURA. Variable Pipeline Depth Processor for Energy Efficient Systems. IEICE transactions on fundamentals of electronics communications and computer sciences 86(12):2983--2990 2003.  A. HYODO M. MUROYAMA and H. YASUURA. Variable Pipeline Depth Processor for Energy Efficient Systems. IEICE transactions on fundamentals of electronics communications and computer sciences 86(12):2983--2990 2003."},{"key":"e_1_2_1_7_1","unstructured":"Intel Corporation. Intel Pentium M Processor on 90nm Process with 2MB L2 Cache Datasheet. 2006.  Intel Corporation. Intel Pentium M Processor on 90nm Process with 2MB L2 Cache Datasheet. 2006."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120879"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581632"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844295"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871587"},{"issue":"1","key":"e_1_2_1_12_1","first-page":"18","article-title":"Reducing Processor Energy Consumption with Pipeline Stage Unification (in Japanese)","volume":"45","author":"Shimada H.","year":"2004","journal-title":"Transactions of Information Processing Society of Japan"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774897"},{"key":"e_1_2_1_15_1","first-page":"39","volume-title":"Program Phase Detection Based Dynamic Control Mechanisms for Pipeline Stage Unification Adoption. In First International Workshop on Advanced Low Power Systems","author":"Yao J.","year":"2006"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1360464.1360470","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1360464.1360470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:09Z","timestamp":1750254969000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1360464.1360470"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":14,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,12]]}},"alternative-id":["10.1145\/1360464.1360470"],"URL":"https:\/\/doi.org\/10.1145\/1360464.1360470","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2007,12]]},"assertion":[{"value":"2007-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}