{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T15:32:48Z","timestamp":1762875168502,"version":"3.41.0"},"reference-count":18,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2007,12,1]],"date-time":"2007-12-01T00:00:00Z","timestamp":1196467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2007,12]]},"abstract":"<jats:p>Cache memory is effective in bridging a growing speed gap between a processor and relatively slow external main memory. Almost all of today's commercial processors, not only high-performance microprocessors but embedded ones, have on-chip cache memories. However, energy consumption in the cache memory would approach or exceed 50% of the total consumption by the processors, which leads to a serious problem in terms of allowable temperature and performance improvement. An important point to note is that, in the near future, static (leakage) energy will dominate the energy consumption in deep sub-micron processes. In this paper, we propose cache memory architecture that exploits gated-Vdd control per cache block and a dynamic data compression scheme in the secondary cache, and achieves efficient reduction of static energy consumed by the secondary cache memory. In the simulation using SPEC95 integer benchmarks, our technique reduced about 45% of leakage energy in the cache at maximum, and about 28% on average.<\/jats:p>","DOI":"10.1145\/1360464.1360472","type":"journal-article","created":{"date-parts":[[2008,4,8]],"date-time":"2008-04-08T15:40:00Z","timestamp":1207669200000},"page":"17-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Leakage energy reduction in cache memory by data compression"],"prefix":"10.1145","volume":"35","author":[{"given":"Kiyofumi","family":"Tanaka","sequence":"first","affiliation":[{"name":"Japan Advanced Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Kawahara","sequence":"additional","affiliation":[{"name":"Japan Advanced Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,12]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1145\/344166.344610"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.5555\/998680.1006719"},{"unstructured":"International Technology Roadmap for Semiconductors. http:\/\/www.its.net\/.  International Technology Roadmap for Semiconductors. http:\/\/www.its.net\/ .","key":"e_1_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1145\/360128.360154"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.5555\/545215.545232"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1145\/280756.280939"},{"key":"e_1_2_1_8_1","first-page":"2006","volume-title":"Proc. of TENCON","author":"Tanaka K.","unstructured":"K. Tanaka and A. Matsuda . Static Energy Reduction in Cache Memories Using Data Compression . In Proc. of TENCON , pages CD-ROM, November 2006 . K. Tanaka and A. Matsuda. Static Energy Reduction in Cache Memories Using Data Compression. In Proc. of TENCON, pages CD-ROM, November 2006."},{"key":"e_1_2_1_9_1","first-page":"423","volume-title":"Proc. of 22nd Euromicro","author":"Kjelso M.","year":"1996","unstructured":"M. Kjelso , M. Gooch , and S. Jones . Main Memory Hardware Data Compression . In Proc. of 22nd Euromicro , pages 423 -- 430 , September 1996 . M. Kjelso, M. Gooch, and S. Jones. Main Memory Hardware Data Compression. In Proc. of 22nd Euromicro, pages 423--430, September 1996."},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1145\/344166.344526"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.5555\/545215.545231"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.5555\/580550.876437"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/379240.379268"},{"key":"e_1_2_1_14_1","volume-title":"The SPARC Architecture Manual Version 9","author":"SPARC International. Inc.","year":"1994","unstructured":"SPARC International. Inc. The SPARC Architecture Manual Version 9 . 1994 . SPARC International. Inc. The SPARC Architecture Manual Version 9. 1994."},{"unstructured":"Standard Performance Evaluation Corp. http:\/\/www.spec.org\/cpu95\/CINT95\/.  Standard Performance Evaluation Corp. http:\/\/www.spec.org\/cpu95\/CINT95\/ .","key":"e_1_2_1_15_1"},{"key":"e_1_2_1_16_1","first-page":"107","volume-title":"Proc. of Power Driven Microarchitecture Workshop","author":"Pering T.","year":"1998","unstructured":"T. Pering , T. Burd , and R. Brodersen . Dynamic Voltage Scaling and the Design of a Low-Power Microprocessor System . In Proc. of Power Driven Microarchitecture Workshop , pages 107 -- 112 , June 1998 . T. Pering, T. Burd, and R. Brodersen. Dynamic Voltage Scaling and the Design of a Low-Power Microprocessor System. In Proc. of Power Driven Microarchitecture Workshop, pages 107--112, June 1998."},{"key":"e_1_2_1_17_1","first-page":"1","volume-title":"Non-State-Preserving Leakage Control in Caches. In Proc. of DATE'04","author":"Li Y.","year":"2004","unstructured":"Y. Li , D. Parikh , Y. Zhang , K. Sankaranarayanan , M. Stan , and K. Skadron . State-Preserving vs . Non-State-Preserving Leakage Control in Caches. In Proc. of DATE'04 , pages Vol 1 , 22--27, February 2004 . Y. Li, D. Parikh, Y. Zhang, K. Sankaranarayanan, M. Stan, and K. Skadron. State-Preserving vs. Non-State-Preserving Leakage Control in Caches. In Proc. of DATE'04, pages Vol1, 22--27, February 2004."},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1109\/HPCA.2005.23"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1145\/378993.379235"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1360464.1360472","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1360464.1360472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:09Z","timestamp":1750254969000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1360464.1360472"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":18,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,12]]}},"alternative-id":["10.1145\/1360464.1360472"],"URL":"https:\/\/doi.org\/10.1145\/1360464.1360472","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2007,12]]},"assertion":[{"value":"2007-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}