{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:40Z","timestamp":1750307800416,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,11,10]],"date-time":"2007-11-10T00:00:00Z","timestamp":1194652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,11,10]]},"DOI":"10.1145\/1362622.1362652","type":"proceedings-article","created":{"date-parts":[[2008,4,22]],"date-time":"2008-04-22T19:41:13Z","timestamp":1208893273000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Scaling performance of interior-point method on large-scale chip multiprocessor system"],"prefix":"10.1145","author":[{"given":"Mikhail","family":"Smelyanskiy","sequence":"first","affiliation":[{"name":"Microprocessor Technology Labs, Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor W","family":"Lee","sequence":"additional","affiliation":[{"name":"Microprocessor Technology Labs, Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daehyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Microprocessor Technology Labs, Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anthony D","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Microprocessor Technology Labs, Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradeep","family":"Dubey","sequence":"additional","affiliation":[{"name":"Microprocessor Technology Labs, Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,11,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479899358194"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.50.1.3.17780"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/645988.674301"},{"key":"e_1_3_2_1_6_1","first-page":"10","volume-title":"No. 13","author":"Gay D. M.","unstructured":"{Gay88} D. M. Gay . Electronic Mail Distribution of Linear Programming Test Problems. In Committee on Algorithms Newsletter , No. 13 , pages 10 -- 12 . {Gay88} D. M. Gay. Electronic Mail Distribution of Linear Programming Test Problems. In Committee on Algorithms Newsletter, No. 13, pages 10--12."},{"issue":"2","key":"e_1_3_2_1_7_1","article-title":"Introduction to Intel\u00ae Core#8482;","volume":"10","author":"Gochman S.","year":"2006","unstructured":"{Gochman06} S. Gochman , A. Mendelson , A. Naveh , E. Rotem . Introduction to Intel\u00ae Core#8482; Duo Processor Architecture. Intel Technology Journal , Volume 10 , Issue 2 , 2006 . {Gochman06} S. Gochman, A. Mendelson, A. Naveh, E. Rotem. Introduction to Intel\u00ae Core#8482; Duo Processor Architecture. Intel Technology Journal, Volume 10, Issue 2, 2006.","journal-title":"Duo Processor Architecture. Intel Technology Journal"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128023"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676201"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/602770.602808"},{"key":"e_1_3_2_1_13_1","volume-title":"Partitioning Meshes, and Computing Fill-Reducing Orderings of Sparse Matrices. Version 4.0","author":"Karypis G.","year":"1998","unstructured":"{Karypis98} G. Karypis and V. Kumar . METIS - A Software Package for Partitioning Unstructured Graphs , Partitioning Meshes, and Computing Fill-Reducing Orderings of Sparse Matrices. Version 4.0 . University of Minnesota , 1998 . {Karypis98} G. Karypis and V. Kumar. METIS - A Software Package for Partitioning Unstructured Graphs, Partitioning Meshes, and Computing Fill-Reducing Orderings of Sparse Matrices. Version 4.0. University of Minnesota, 1998."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/838237.838520"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2004.1437402"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250683"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0033"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/779359.779361"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"{Lustig92} J. Lustig and G. Li. An implementation of parallel primal and dual interior-point method for block structured linear programs. Computational Optimization and Applications (COAP) 1 (1992)141--161.  {Lustig92} J. Lustig and G. Li. An implementation of parallel primal and dual interior-point method for block structured linear programs. Computational Optimization and Applications (COAP) 1 (1992)141--161.","DOI":"10.1007\/BF00253804"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6377(96)83270-6"},{"key":"e_1_3_2_1_23_1","unstructured":"{MKL07}Inte\u00ae Math Kernel Library Reference Manual 2007  {MKL07} Inte\u00ae Math Kernel Library Reference Manual 2007"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1137\/0914063"},{"key":"e_1_3_2_1_25_1","volume-title":"Numerical Optimization","author":"Nocedal J.","year":"2006","unstructured":"{Nocedal06} J. Nocedal and S. J. Wright . Numerical Optimization , Springer , 2 nd edition, 2006 . {Nocedal06} J. Nocedal and S. J. Wright. Numerical Optimization, Springer, 2nd edition, 2006.","edition":"2"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169791"}],"event":{"name":"SC '07: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Reno Nevada","acronym":"SC '07"},"container-title":["Proceedings of the 2007 ACM\/IEEE conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1362622.1362652","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1362622.1362652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:31Z","timestamp":1750254991000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1362622.1362652"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11,10]]},"references-count":21,"alternative-id":["10.1145\/1362622.1362652","10.1145\/1362622"],"URL":"https:\/\/doi.org\/10.1145\/1362622.1362652","relation":{},"subject":[],"published":{"date-parts":[[2007,11,10]]},"assertion":[{"value":"2007-11-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}